OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movprv32.ms] - Blame information for rev 438

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# mach: crisv32
2
# output: ffffff20\nbb113344\n
3
 
4
# Test v32-specific special registers.  FIXME: more registers.
5
 
6
 .include "testutils.inc"
7
 start
8
 moveq -1,r3
9
 setf zcvn
10
 move vr,r3
11
 test_cc 1 1 1 1
12
 dumpr3
13
 
14
 moveq -1,r3
15
 move.d 0xbb113344,r4
16
 clearf cvnz
17
 move r4,mof
18
 test_cc 0 0 0 0
19
 move mof,r3
20
 dumpr3
21
 quit

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.