URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movumpc.ms] - Blame information for rev 438

Go to most recent revision | Details | Compare with Previous | View Log


# mach: crisv3 crisv8 crisv10
# xerror:
# output: General register write to PC is not implemented.\nprogram stopped with signal 5.\n
 
 .include "testutils.inc"
 start
 move.d _start,r1
 movu.b [r1+],pc

Line No.	Rev	Author	Line
1	24	jeremybenn	`# mach: crisv3 crisv8 crisv10`
2			`# xerror:`
3			`# output: General register write to PC is not implemented.\nprogram stopped with signal 5.\n`
4
5			`.include "testutils.inc"`
6			`start`
7			`move.d _start,r1`
8			`movu.b [r1+],pc`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movumpc.ms] - Blame information for rev 438