OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [addicc.cgs] - Blame information for rev 272

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# frv testcase for addicc $GRi,$s10,$GRk,$ICCi_1
2
# mach: all
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global addicc
9
addicc:
10
        ; Test add $u4Ri
11
        set_gr_immed    4,gr8
12
        set_icc         0x0f,0          ; Set mask opposite of expected
13
        addicc          gr8,0,gr8,icc0
14
        test_icc        0 0 0 0 icc0
15
        test_gr_immed   4,gr8
16
        set_icc         0x0f,0          ; Set mask opposite of expected
17
        addicc          gr8,1,gr8,icc0
18
        test_icc        0 0 0 0 icc0
19
        test_gr_immed   5,gr8
20
        set_icc         0x0f,0          ; Set mask opposite of expected
21
        addicc          gr8,15,gr8,icc0
22
        test_icc        0 0 0 0 icc0
23
        test_gr_immed   20,gr8
24
        set_gr_limmed   0x7fff,0xffff,gr8       ; test neg and overflow bits
25
        set_icc         0x05,0          ; Set mask opposite of expected
26
        addicc          gr8,1,gr8,icc0
27
        test_icc        1 0 1 0 icc0
28
        test_gr_limmed  0x8000,0x0000,gr8
29
 
30
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.