OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [interrupts/] [Ipipe-fr400.cgs] - Blame information for rev 450

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# frv testcase
2
# mach: fr400
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global Ipipe
9
Ipipe:
10
        ; Clear the packing bit of the insn at 'pack:'. We can't
11
        ; simply use '.p' because the assembler will catch the error.
12
        set_gr_mem      pack,gr10
13
        and_gr_immed    0x7fffffff,gr10
14
        set_mem_gr      gr10,pack
15
        set_gr_addr     pack,gr10
16
        flush_data_cache gr10
17
 
18
        and_spr_immed   -4081,tbr               ; clear tbr.tt
19
        set_gr_spr      tbr,gr7
20
        inc_gr_immed    0x070,gr7               ; address of exception handler
21
        set_bctrlr_0_0  gr7
22
        set_spr_immed   128,lcr
23
        set_spr_addr    ok0,lr
24
        set_psr_et      1
25
 
26
bundle: add.p           gr1,gr1,gr1
27
pack:   add             gr2,gr2,gr2
28
bad:    add             gr3,gr3,gr3
29
        fail
30
ok0:
31
        test_spr_immed  1,esfr1
32
        test_spr_bits   0x3f,0,0xb,esr0
33
        test_spr_addr   bundle,epcr0
34
 
35
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.