OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [ldcu.cgs] - Blame information for rev 157

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# frv testcase for ldcu @($GRi,$GRj),$GRk
2
# mach: frv
3
# as(frv): -mcpu=frv
4
 
5
        .include "testutils.inc"
6
 
7
        start
8
 
9
        .global ldcu
10
ldcu:
11
        set_gr_gr       sp,gr20
12
        set_mem_limmed  0xdead,0xbeef,sp
13
        set_cpr_limmed  0xbeef,0xdead,cpr8
14
 
15
        set_gr_immed    0,gr7
16
        ldcu            @(sp,gr7),cpr8
17
        test_cpr_limmed 0xdead,0xbeef,cpr8
18
        test_gr_gr      sp,gr20
19
 
20
        set_cpr_limmed  0xbeef,0xdead,cpr8
21
        inc_gr_immed    -4,sp
22
        set_gr_immed    4,gr7
23
        ldcu            @(sp,gr7),cpr8
24
        test_cpr_limmed 0xdead,0xbeef,cpr8
25
        test_gr_gr      sp,gr20
26
 
27
        set_cpr_limmed  0xbeef,0xdead,cpr8
28
        inc_gr_immed    4,sp
29
        set_gr_immed    -4,gr7
30
        ldcu            @(sp,gr7),cpr8
31
        test_cpr_limmed 0xdead,0xbeef,cpr8
32
        test_gr_gr      sp,gr20
33
 
34
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.