OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [msubhss.cgs] - Blame information for rev 272

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn 
# frv testcase for msubhss $FRi,$FRj,$FRj
2 
# mach: frv fr500 fr400
3 
 
4 
        .include "testutils.inc"
5 
 
6 
        start
7 
 
8 
        .global msubhss
9 
msubhss:
10 
        set_fr_iimmed   0x0000,0x0000,fr10
11 
        set_fr_iimmed   0x0000,0x0000,fr11
12 
        msubhss         fr10,fr11,fr12
13 
        test_fr_limmed  0x0000,0x0000,fr12
14 
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
15 
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
16 
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
17 
        test_spr_bits   0x7000,12,0,msr0        ; msr0.mtt not set
18 
 
19 
        set_fr_iimmed   0xdead,0x0000,fr10
20 
        set_fr_iimmed   0x0000,0xbeef,fr11
21 
        msubhss         fr10,fr11,fr12
22 
        test_fr_limmed  0xdead,0x4111,fr12
23 
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
24 
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
25 
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
26 
        test_spr_bits   0x7000,12,0,msr0        ; msr0.mtt not set
27 
 
28 
        set_fr_iimmed   0x0000,0xdead,fr10
29 
        set_fr_iimmed   0xbeef,0x0000,fr11
30 
        msubhss         fr10,fr11,fr12
31 
        test_fr_limmed  0x4111,0xdead,fr12
32 
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
33 
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
34 
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
35 
        test_spr_bits   0x7000,12,0,msr0        ; msr0.mtt not set
36 
 
37 
        set_fr_iimmed   0x1234,0x5678,fr10
38 
        set_fr_iimmed   0x1111,0x1111,fr11
39 
        msubhss         fr10,fr11,fr12
40 
        test_fr_limmed  0x0123,0x4567,fr12
41 
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
42 
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
43 
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
44 
        test_spr_bits   0x7000,12,0,msr0        ; msr0.mtt not set
45 
 
46 
        set_fr_iimmed   0x1234,0x5678,fr10
47 
        set_fr_iimmed   0xffff,0xffff,fr11
48 
        msubhss         fr10,fr11,fr12
49 
        test_fr_limmed  0x1235,0x5679,fr12
50 
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
51 
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
52 
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
53 
        test_spr_bits   0x7000,12,0,msr0        ; msr0.mtt not set
54 
 
55 
        set_spr_immed   0,msr0
56 
        set_fr_iimmed   0x7ffe,0x7ffe,fr10
57 
        set_fr_iimmed   0xfffe,0xffff,fr11
58 
        msubhss         fr10,fr11,fr12
59 
        test_fr_limmed  0x7fff,0x7fff,fr12
60 
        test_spr_bits   0x3c,2,0x8,msr0         ; msr0.sie is set
61 
        test_spr_bits   2,1,1,msr0              ; msr0.ovf set
62 
        test_spr_bits   1,0,1,msr0              ; msr0.aovf set
63 
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt set
64 
 
65 
        set_spr_immed   0,msr0
66 
        set_fr_iimmed   0x8001,0x8001,fr10
67 
        set_fr_iimmed   0x0001,0x0002,fr11
68 
        msubhss         fr10,fr11,fr12
69 
        test_fr_limmed  0x8000,0x8000,fr12
70 
        test_spr_bits   0x3c,2,0x4,msr0         ; msr0.sie is set
71 
        test_spr_bits   2,1,1,msr0              ; msr0.ovf set
72 
        test_spr_bits   1,0,1,msr0              ; msr0.aovf set
73 
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt set
74 
 
75 
        set_spr_immed   0,msr0
76 
        set_fr_iimmed   0x8001,0x8001,fr10
77 
        set_fr_iimmed   0x0002,0x0001,fr11
78 
        msubhss         fr10,fr11,fr12
79 
        test_fr_limmed  0x8000,0x8000,fr12
80 
        test_spr_bits   0x3c,2,0x8,msr0         ; msr0.sie is set
81 
        test_spr_bits   2,1,1,msr0              ; msr0.ovf set
82 
        test_spr_bits   1,0,1,msr0              ; msr0.aovf set
83 
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt set
84 
 
85 
        set_spr_immed   0,msr0
86 
        set_spr_immed   0,msr1
87 
        set_fr_iimmed   0x0001,0x0001,fr10
88 
        set_fr_iimmed   0x8000,0x8000,fr11
89 
        msubhss.p       fr10,fr10,fr12
90 
        msubhss         fr11,fr10,fr13
91 
        test_fr_limmed  0x0000,0x0000,fr12
92 
        test_fr_limmed  0x8000,0x8000,fr13
93 
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
94 
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
95 
        test_spr_bits   0x3c,2,0xc,msr1         ; msr0.sie is set
96 
        test_spr_bits   2,1,1,msr1              ; msr1.ovf set
97 
        test_spr_bits   1,0,1,msr0              ; msr0.aovf set
98 
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt set
99 
 
100 
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.