OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [std.cgs] - Blame information for rev 310

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# frv testcase for std $GRk,@($GRi,$GRj)
2
# mach: all
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global add
9
add:
10
        set_mem_limmed  0xbeef,0xdead,sp
11
        inc_gr_immed    -4,sp
12
        set_mem_limmed  0xdead,0xbeef,sp
13
        set_gr_immed    0,gr7
14
        set_gr_limmed   0xbeef,0xdead,gr8
15
        set_gr_limmed   0xdead,0xbeef,gr9
16
        std             gr8,@(sp,gr7)
17
        test_mem_limmed 0xbeef,0xdead,sp
18
        inc_gr_immed    4,sp
19
        test_mem_limmed 0xdead,0xbeef,sp
20
 
21
        set_mem_limmed  0xbeef,0xdead,sp
22
        inc_gr_immed    -4,sp
23
        set_mem_limmed  0xdead,0xbeef,sp
24
        set_gr_gr       sp,gr3                  ; sp is gr1
25
        set_gr_limmed   0xbeef,0xdead,gr0
26
        set_gr_limmed   0xdead,0xbeef,gr1
27
        std             gr0,@(gr3,gr7)
28
        test_mem_immed  0,gr3
29
        inc_gr_immed    4,gr3
30
        test_mem_immed  0,gr3
31
 
32
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.