OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [stqcu.cgs] - Blame information for rev 272

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn 
# frv testcase for stqcu $CPRk,@($GRi,$GRj)
2 
# mach: frv
3 
# as(frv): -mcpu=frv
4 
 
5 
        .include "testutils.inc"
6 
 
7 
        start
8 
 
9 
        .global stqcu
10 
stqcu:
11 
        set_mem_limmed  0xbeef,0xdead,sp
12 
        inc_gr_immed    -4,sp
13 
        set_mem_limmed  0xdead,0xbeef,sp
14 
        inc_gr_immed    -4,sp
15 
        set_mem_limmed  0xdead,0xdead,sp
16 
        inc_gr_immed    -4,sp
17 
        set_mem_limmed  0xbeef,0xbeef,sp
18 
        set_gr_gr       sp,gr20
19 
        set_gr_immed    0,gr7
20 
        set_cpr_limmed  0xbeef,0xdead,cpr8
21 
        set_cpr_limmed  0xdead,0xbeef,cpr9
22 
        set_cpr_limmed  0xdead,0xdead,cpr10
23 
        set_cpr_limmed  0xbeef,0xbeef,cpr11
24 
        stqcu           cpr8,@(sp,gr7)
25 
        test_gr_gr      sp,gr20
26 
        test_mem_limmed 0xbeef,0xdead,sp
27 
        inc_gr_immed    4,sp
28 
        test_mem_limmed 0xdead,0xbeef,sp
29 
        inc_gr_immed    4,sp
30 
        test_mem_limmed 0xdead,0xdead,sp
31 
        inc_gr_immed    4,sp
32 
        test_mem_limmed 0xbeef,0xbeef,sp
33 
 
34 
        inc_gr_immed    -28,sp
35 
        set_gr_immed    16,gr7
36 
        set_cpr_limmed  0x1111,0x1111,cpr8
37 
        set_cpr_limmed  0x2222,0x2222,cpr9
38 
        set_cpr_limmed  0x3333,0x3333,cpr10
39 
        set_cpr_limmed  0x4444,0x4444,cpr11
40 
        stqcu           cpr8,@(sp,gr7)
41 
        test_gr_gr      sp,gr20
42 
        test_mem_limmed 0x1111,0x1111,sp
43 
        inc_gr_immed    4,sp
44 
        test_mem_limmed 0x2222,0x2222,sp
45 
        inc_gr_immed    4,sp
46 
        test_mem_limmed 0x3333,0x3333,sp
47 
        inc_gr_immed    4,sp
48 
        test_mem_limmed 0x4444,0x4444,sp
49 
 
50 
        inc_gr_immed    4,sp
51 
        set_gr_immed    -16,gr7
52 
        set_cpr_limmed  0x5555,0x5555,cpr8
53 
        set_cpr_limmed  0x6666,0x6666,cpr9
54 
        set_cpr_limmed  0x7777,0x7777,cpr10
55 
        set_cpr_limmed  0x8888,0x8888,cpr11
56 
        stqcu           cpr8,@(sp,gr7)
57 
        test_gr_gr      sp,gr20
58 
        test_mem_limmed 0x5555,0x5555,sp
59 
        inc_gr_immed    4,sp
60 
        test_mem_limmed 0x6666,0x6666,sp
61 
        inc_gr_immed    4,sp
62 
        test_mem_limmed 0x7777,0x7777,sp
63 
        inc_gr_immed    4,sp
64 
        test_mem_limmed 0x8888,0x8888,sp
65 
 
66 
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.