OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [tin.cgs] - Blame information for rev 157

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# frv testcase for tin $ICCi_2,$GRi,$s12
2
# mach: all
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global tin
9
tin:
10
        and_spr_immed   -4081,tbr               ; clear tbr.tt
11
        set_gr_spr      tbr,gr7
12
        inc_gr_immed    2112,gr7                ; address of exception handler
13
        set_bctrlr_0_0  gr7     ; bctrlr 0,0
14
 
15
        set_spr_immed   128,lcr
16
        set_gr_immed    0,gr7
17
 
18
        set_spr_addr    bad,lr
19
        set_icc         0x0 0
20
        tin             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
21
 
22
        set_spr_addr    bad,lr
23
        set_icc         0x1 0
24
        tin             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
25
 
26
        set_spr_addr    bad,lr
27
        set_icc         0x2 0
28
        tin             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
29
 
30
        set_spr_addr    bad,lr
31
        set_icc         0x3 0
32
        tin             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
33
 
34
        set_spr_addr    bad,lr
35
        set_icc         0x4 0
36
        tin             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
37
 
38
        set_spr_addr    bad,lr
39
        set_icc         0x5 0
40
        tin             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
41
 
42
        set_spr_addr    bad,lr
43
        set_icc         0x6 0
44
        tin             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
45
 
46
        set_spr_addr    bad,lr
47
        set_icc         0x7 0
48
        tin             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
49
 
50
        set_psr_et      1
51
        set_spr_addr    ok8,lr
52
        set_icc         0x8 0
53
        tin             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
54
        fail
55
ok8:
56
        set_psr_et      1
57
        set_spr_addr    ok9,lr
58
        set_icc         0x9 0
59
        tin             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
60
        fail
61
ok9:
62
        set_psr_et      1
63
        set_spr_addr    oka,lr
64
        set_icc         0xa 0
65
        tin             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
66
        fail
67
oka:
68
        set_psr_et      1
69
        set_spr_addr    okb,lr
70
        set_icc         0xb 0
71
        tin             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
72
        fail
73
okb:
74
        set_psr_et      1
75
        set_spr_addr    okc,lr
76
        set_icc         0xc 0
77
        tin             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
78
        fail
79
okc:
80
        set_psr_et      1
81
        set_spr_addr    okd,lr
82
        set_icc         0xd 0
83
        tin             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
84
        fail
85
okd:
86
        set_psr_et      1
87
        set_spr_addr    oke,lr
88
        set_icc         0xe 0
89
        tin             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
90
        fail
91
oke:
92
        set_psr_et      1
93
        set_spr_addr    okf,lr
94
        set_icc         0xf 0
95
        tin             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
96
        fail
97
okf:
98
        pass
99
bad:
100
        fail

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.