OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [tip.cgs] - Blame information for rev 157

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# frv testcase for tip $ICCi_2,$GRi,$s12
2
# mach: all
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global tip
9
tip:
10
        and_spr_immed   -4081,tbr               ; clear tbr.tt
11
        set_gr_spr      tbr,gr7
12
        inc_gr_immed    2112,gr7                ; address of exception handler
13
        set_bctrlr_0_0  gr7     ; bctrlr 0,0
14
 
15
        set_spr_immed   128,lcr
16
        set_gr_immed    0,gr7
17
 
18
        set_psr_et      1
19
        set_spr_addr    ok0,lr
20
        set_icc         0x0 0
21
        tip             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
22
        fail
23
ok0:
24
        set_psr_et      1
25
        set_spr_addr    ok1,lr
26
        set_icc         0x1 0
27
        tip             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
28
        fail
29
ok1:
30
        set_psr_et      1
31
        set_spr_addr    ok2,lr
32
        set_icc         0x2 0
33
        tip             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
34
        fail
35
ok2:
36
        set_psr_et      1
37
        set_spr_addr    ok3,lr
38
        set_icc         0x3 0
39
        tip             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
40
        fail
41
ok3:
42
        set_psr_et      1
43
        set_spr_addr    ok4,lr
44
        set_icc         0x4 0
45
        tip             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
46
        fail
47
ok4:
48
        set_psr_et      1
49
        set_spr_addr    ok5,lr
50
        set_icc         0x5 0
51
        tip             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
52
        fail
53
ok5:
54
        set_psr_et      1
55
        set_spr_addr    ok6,lr
56
        set_icc         0x6 0
57
        tip             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
58
        fail
59
ok6:
60
        set_psr_et      1
61
        set_spr_addr    ok7,lr
62
        set_icc         0x7 0
63
        tip             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
64
        fail
65
ok7:
66
        set_spr_addr    bad,lr
67
        set_icc         0x8 0
68
        tip             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
69
 
70
        set_spr_addr    bad,lr
71
        set_icc         0x9 0
72
        tip             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
73
 
74
        set_spr_addr    bad,lr
75
        set_icc         0xa 0
76
        tip             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
77
 
78
        set_spr_addr    bad,lr
79
        set_icc         0xb 0
80
        tip             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
81
 
82
        set_spr_addr    bad,lr
83
        set_icc         0xc 0
84
        tip             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
85
 
86
        set_spr_addr    bad,lr
87
        set_icc         0xd 0
88
        tip             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
89
 
90
        set_spr_addr    bad,lr
91
        set_icc         0xe 0
92
        tip             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
93
 
94
        set_spr_addr    bad,lr
95
        set_icc         0xf 0
96
        tip             icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
97
 
98
        pass
99
bad:
100
        fail

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.