OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [h8300/] [subs.s] - Blame information for rev 225

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# Hitachi H8 testcase 'subs'
2
# mach(): h8300h h8300s h8sx
3
# as(h8300):    --defsym sim_cpu=0
4
# as(h8300h):   --defsym sim_cpu=1
5
# as(h8300s):   --defsym sim_cpu=2
6
# as(h8sx):     --defsym sim_cpu=3
7
# ld(h8300h):   -m h8300helf
8
# ld(h8300s):   -m h8300self
9
# ld(h8sx):     -m h8300sxelf
10
 
11
        .include "testutils.inc"
12
 
13
        # Instructions tested:
14
        # subs #1, erd          ; 1 b 0 0erd
15
        # subs #2, erd          ; 1 b 8 0erd
16
        # subs #4, erd          ; 1 b 9 0erd
17
        #
18
 
19
        start
20
.if (sim_cpu)                   ; 32 bit only
21
subs_1:
22
        set_grs_a5a5
23
        set_ccr_zero
24
 
25
        subs    #1, er0
26
 
27
        test_cc_clear           ; subs should not affect any condition codes
28
        test_h_gr32  0xa5a5a5a4 er0     ; result of subs #1
29
 
30
        test_gr_a5a5 1          ; Make sure other general regs not disturbed
31
        test_gr_a5a5 2
32
        test_gr_a5a5 3
33
        test_gr_a5a5 4
34
        test_gr_a5a5 5
35
        test_gr_a5a5 6
36
        test_gr_a5a5 7
37
 
38
subs_2:
39
        set_grs_a5a5
40
        set_ccr_zero
41
 
42
        subs    #2, er0
43
 
44
        test_cc_clear           ; subs should not affect any condition codes
45
        test_h_gr32  0xa5a5a5a3 er0     ; result of subs #2
46
 
47
        test_gr_a5a5 1          ; Make sure other general regs not disturbed
48
        test_gr_a5a5 2
49
        test_gr_a5a5 3
50
        test_gr_a5a5 4
51
        test_gr_a5a5 5
52
        test_gr_a5a5 6
53
        test_gr_a5a5 7
54
 
55
subs_4:
56
        set_grs_a5a5
57
        set_ccr_zero
58
 
59
        subs    #4, er0
60
 
61
        test_cc_clear           ; subs should not affect any condition codes
62
        test_h_gr32  0xa5a5a5a1 er0     ; result of subs #4
63
 
64
        test_gr_a5a5 1          ; Make sure other general regs not disturbed
65
        test_gr_a5a5 2
66
        test_gr_a5a5 3
67
        test_gr_a5a5 4
68
        test_gr_a5a5 5
69
        test_gr_a5a5 6
70
        test_gr_a5a5 7
71
 
72
        pass
73
.endif
74
        exit 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.