URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [m32r/] [add3.cgs] - Blame information for rev 157

Details | Compare with Previous | View Log


# m32r testcase for add3 $dr,$sr,#$slo16
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global add3
add3:
 
        mvi_h_gr r5, 1
        add3 r4, r5, 2
        test_h_gr r4, 3
 
        pass

Line No.	Rev	Author	Line
1	24	jeremybenn	`# m32r testcase for add3 $dr,$sr,#$slo16`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global add3`
9			`add3:`
10
11			`mvi_h_gr r5, 1`
12			`add3 r4, r5, 2`
13			`test_h_gr r4, 3`
14
15			`pass`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [m32r/] [add3.cgs] - Blame information for rev 157