URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [m32r/] [addv.cgs] - Blame information for rev 450

Go to most recent revision | Details | Compare with Previous | View Log


# m32r testcase for addv $dr,$sr
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global addv
addv:
        mvi_h_condbit 0
        mvi_h_gr r4, 0x80000000
        mvi_h_gr r5, 0x80000000
 
        addv r4, r5
 
        bnc not_ok
        test_h_gr r4, 0
 
        pass
not_ok:
        fail

Line No.	Rev	Author	Line
1	24	jeremybenn	`# m32r testcase for addv $dr,$sr`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global addv`
9			`addv:`
10			`mvi_h_condbit 0`
11			`mvi_h_gr r4, 0x80000000`
12			`mvi_h_gr r5, 0x80000000`
13
14			`addv r4, r5`
15
16			`bnc not_ok`
17			`test_h_gr r4, 0`
18
19			`pass`
20			`not_ok:`
21			`fail`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [m32r/] [addv.cgs] - Blame information for rev 450