URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [m32r/] [machi.cgs] - Blame information for rev 24

Go to most recent revision | Details | Compare with Previous | View Log


# m32r testcase for machi $src1,$src2
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global machi
machi:
 
        mvi_h_accum0 0, 1
        mvi_h_gr r4, 0x10123
        mvi_h_gr r5, 0x20456
        machi r4, r5
        test_h_accum0 0, 0x20001
 
        pass

Line No.	Rev	Author	Line
1	24	jeremybenn	`# m32r testcase for machi $src1,$src2`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global machi`
9			`machi:`
10
11			`mvi_h_accum0 0, 1`
12			`mvi_h_gr r4, 0x10123`
13			`mvi_h_gr r5, 0x20456`
14			`machi r4, r5`
15			`test_h_accum0 0, 0x20001`
16
17			`pass`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [m32r/] [machi.cgs] - Blame information for rev 24