URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [m32r/] [mvfachi.cgs] - Blame information for rev 450

Go to most recent revision | Details | Compare with Previous | View Log


# m32r testcase for mvfachi $dr
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global mvfachi
mvfachi:
        mvi_h_accum0 0x11223344, 0x55667788
        mvi_h_gr r4, 0
 
        mvfachi r4
        test_h_gr r4, 0x223344
 
        mvi_h_accum0 0x99aabbcc, 0x55667788
        mvi_h_gr r4, 0
 
        mvfachi r4
        test_h_gr r4, 0xffaabbcc
 
        pass

Line No.	Rev	Author	Line
1	24	jeremybenn	`# m32r testcase for mvfachi $dr`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global mvfachi`
9			`mvfachi:`
10			`mvi_h_accum0 0x11223344, 0x55667788`
11			`mvi_h_gr r4, 0`
12
13			`mvfachi r4`
14			`test_h_gr r4, 0x223344`
15
16			`mvi_h_accum0 0x99aabbcc, 0x55667788`
17			`mvi_h_gr r4, 0`
18
19			`mvfachi r4`
20			`test_h_gr r4, 0xffaabbcc`
21
22			`pass`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [m32r/] [mvfachi.cgs] - Blame information for rev 450