URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [m32r/] [srai.cgs] - Blame information for rev 450

Go to most recent revision | Details | Compare with Previous | View Log


# m32r testcase for srai $dr,#$uimm5
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global srai
srai:
        mvi_h_gr  r5, 0xf0f0f0ff
        srai      r5, #4
        test_h_gr r5, 0xff0f0f0f
 
        pass

Line No.	Rev	Author	Line
1	24	jeremybenn	`# m32r testcase for srai $dr,#$uimm5`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global srai`
9			`srai:`
10			`mvi_h_gr r5, 0xf0f0f0ff`
11			`srai r5, #4`
12			`test_h_gr r5, 0xff0f0f0f`
13
14			`pass`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [m32r/] [srai.cgs] - Blame information for rev 450