URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [m32r/] [subv.cgs] - Blame information for rev 450

Go to most recent revision | Details | Compare with Previous | View Log


# m32r testcase for subv $dr,$sr
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global subv
subv:
        mvi_h_condbit 0
        mvi_h_gr r4, 0x80000000
        mvi_h_gr r5, 3
 
        subv r4, r5
 
        bc ok
 
        fail
ok:
        pass

Line No.	Rev	Author	Line
1	24	jeremybenn	`# m32r testcase for subv $dr,$sr`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global subv`
9			`subv:`
10			`mvi_h_condbit 0`
11			`mvi_h_gr r4, 0x80000000`
12			`mvi_h_gr r5, 3`
13
14			`subv r4, r5`
15
16			`bc ok`
17
18			`fail`
19			`ok:`
20			`pass`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [m32r/] [subv.cgs] - Blame information for rev 450