OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh/] [dmxy.s] - Blame information for rev 225

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# sh testcase for setdmx, setdmy, clrdmxy
2
# mach: shdsp
3
# as(shdsp):    -defsym sim_cpu=1 -dsp
4
 
5
        .include "testutils.inc"
6
 
7
        start
8
        set_grs_a5a5
9
        setdmx
10
        test_sr_bit_set   0x400
11
        test_sr_bit_clear 0x800
12
        setdmy
13
        test_sr_bit_clear 0x400
14
        test_sr_bit_set   0x800
15
        clrdmxy
16
        test_sr_bit_clear 0x400
17
        test_sr_bit_clear 0x800
18
 
19
        test_grs_a5a5
20
        pass
21
        exit 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.