OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh/] [fldi0.s] - Blame information for rev 225

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# sh testcase for fldi0 $frn
2
# mach: sh
3
# as(sh):       -defsym sim_cpu=0
4
 
5
        .include "testutils.inc"
6
 
7
        start
8
fldi0_single:
9
        set_grs_a5a5
10
        set_fprs_a5a5
11
        fldi0   fr0
12
        fldi0   fr2
13
        fldi0   fr4
14
        fldi0   fr6
15
        fldi0   fr8
16
        fldi0   fr10
17
        fldi0   fr12
18
        fldi0   fr14
19
        test_grs_a5a5
20
        assert_fpreg_i 0 fr0
21
        assert_fpreg_i 0 fr2
22
        assert_fpreg_i 0 fr4
23
        assert_fpreg_i 0 fr6
24
        assert_fpreg_i 0 fr8
25
        assert_fpreg_i 0 fr10
26
        assert_fpreg_i 0 fr12
27
        assert_fpreg_i 0 fr14
28
        assert_fpreg_x 0xa5a5a5a5 fr1
29
        assert_fpreg_x 0xa5a5a5a5 fr3
30
        assert_fpreg_x 0xa5a5a5a5 fr5
31
        assert_fpreg_x 0xa5a5a5a5 fr7
32
        assert_fpreg_x 0xa5a5a5a5 fr9
33
        assert_fpreg_x 0xa5a5a5a5 fr11
34
        assert_fpreg_x 0xa5a5a5a5 fr13
35
        assert_fpreg_x 0xa5a5a5a5 fr15
36
        pass
37
        exit 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.