URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh/] [pass.s] - Blame information for rev 450

Go to most recent revision | Details | Compare with Previous | View Log


# sh testcase, pass
# mach:  all
# as(sh):       -defsym sim_cpu=0
# as(shdsp):    -defsym sim_cpu=1 -dsp
 
        .include "testutils.inc"
 
        start
        set_grs_a5a5
        test_grs_a5a5
        pass
 
        exit 0
 

Line No.	Rev	Author	Line
1	24	jeremybenn	`# sh testcase, pass`
2			`# mach: all`
3			`# as(sh): -defsym sim_cpu=0`
4			`# as(shdsp): -defsym sim_cpu=1 -dsp`
5
6			`.include "testutils.inc"`
7
8			`start`
9			`set_grs_a5a5`
10			`test_grs_a5a5`
11			`pass`
12
13			`exit 0`
14

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh/] [pass.s] - Blame information for rev 450