OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh/] [shll8.s] - Blame information for rev 301

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn 
# sh testcase for shll8
2 
# mach: all
3 
# as(sh):       -defsym sim_cpu=0
4 
# as(shdsp):    -defsym sim_cpu=1 -dsp
5 
 
6 
        .include "testutils.inc"
7 
 
8 
        start
9 
 
10 
shll8:
11 
        set_grs_a5a5
12 
        mov #1, r1
13 
        shll8 r1
14 
        assertreg 0x100, r1
15 
        shll8 r1
16 
        assertreg 0x10000, r1
17 
        shll8 r1
18 
        assertreg 0x1000000, r1
19 
        shll8 r1
20 
        assertreg 0, r1
21 
 
22 
        # another:
23 
        mov #1, r1
24 
        shll8 r1
25 
        mov #1, r2
26 
        shll r2
27 
        shll r2
28 
        shll r2
29 
        shll r2
30 
        shll r2
31 
        shll r2
32 
        shll r2
33 
        shll r2
34 
        cmp/eq r1, r2
35 
        bt   okay
36 
        fail
37 
okay:
38 
        set_greg 0xa5a5a5a5, r1
39 
        set_greg 0xa5a5a5a5, r2
40 
        test_grs_a5a5
41 
        pass
42 
        exit 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.