OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh/] [shlr2.s] - Blame information for rev 301

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn 
# sh testcase for shlr2
2 
# mach: all
3 
# as(sh):       -defsym sim_cpu=0
4 
# as(shdsp):    -defsym sim_cpu=1 -dsp
5 
 
6 
        .include "testutils.inc"
7 
 
8 
        start
9 
 
10 
shrl2:
11 
        set_grs_a5a5
12 
        shlr2 r0
13 
        assertreg0 0x29696969
14 
        shlr2 r0
15 
        assertreg0 0x0a5a5a5a
16 
        shlr2 r0
17 
        assertreg0 0x02969696
18 
        shlr2 r0
19 
        assertreg0 0x00a5a5a5
20 
        shlr2 r0
21 
        assertreg0 0x00296969
22 
        shlr2 r0
23 
        assertreg0 0x000a5a5a
24 
        shlr2 r0
25 
        assertreg0 0x00029696
26 
        shlr2 r0
27 
        assertreg0 0x0000a5a5
28 
        shlr2 r0
29 
        assertreg0 0x00002969
30 
        shlr2 r0
31 
        assertreg0 0x00000a5a
32 
        shlr2 r0
33 
        assertreg0 0x00000296
34 
        shlr2 r0
35 
        assertreg0 0x000000a5
36 
        shlr2 r0
37 
        assertreg0 0x00000029
38 
        shlr2 r0
39 
        assertreg0 0x0000000a
40 
        shlr2 r0
41 
        assertreg0 0x00000002
42 
        shlr2 r0
43 
        assertreg0 0
44 
 
45 
        set_greg 0xa5a5a5a5 r0
46 
        test_grs_a5a5
47 
        pass
48 
        exit 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.