URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [andb.cgs] - Blame information for rev 280

Go to most recent revision | Details | Compare with Previous | View Log


# sh testcase for and.b #$imm8, @(r0, gbr) -*- Asm -*-
# mach: all
# as: -isa=shcompact
# ld: -m shelf32
 
        .include "compact/testutils.inc"
 
        start
 
        .global orb
init:
        # Init GBR and R0.
        mov #30, r0
        ldc r0, gbr
        mov #40, r0
 
orb:
        and.b #255, @(r0, gbr)
        and.b #170, @(r0, gbr)
        and.b #255, @(r0, gbr)
        and.b #0, @(r0, gbr)
 
okay:
        pass

Line No.	Rev	Author	Line
1	24	jeremybenn	`# sh testcase for and.b #$imm8, @(r0, gbr) -- Asm --`
2			`# mach: all`
3			`# as: -isa=shcompact`
4			`# ld: -m shelf32`
5
6			`.include "compact/testutils.inc"`
7
8			`start`
9
10			`.global orb`
11			`init:`
12			`# Init GBR and R0.`
13			`mov #30, r0`
14			`ldc r0, gbr`
15			`mov #40, r0`
16
17			`orb:`
18			`and.b #255, @(r0, gbr)`
19			`and.b #170, @(r0, gbr)`
20			`and.b #255, @(r0, gbr)`
21			`and.b #0, @(r0, gbr)`
22
23			`okay:`
24			`pass`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [andb.cgs] - Blame information for rev 280