OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [movl4.cgs] - Blame information for rev 280

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# sh testcase for mov.l r0, @($imm8x4, gbr) -*- Asm -*-
2
# mach: all
3
# as: -isa=shcompact
4
# ld: -m shelf32
5
 
6
        .include "compact/testutils.inc"
7
 
8
        start
9
 
10
setaddr:
11
        mov #30, r1
12
        shll8 r1
13
        ldc r1, gbr
14
 
15
init:
16
        # Build up a distinctive bit pattern.
17
        mov #1, r0
18
        shll8 r0
19
        add #12, r0
20
        shll8 r0
21
        add #85, r0
22
        shll8 r0
23
        add #170, r0
24
        # Preserve.
25
        mov r0, r7
26
 
27
        mov.l r0, @(4, gbr)
28
check:
29
        # Load it back.
30
        mov.l @(4, gbr), r0
31
        cmp/eq r0, r7
32
        bf wrong
33
 
34
okay:
35
        pass
36
wrong:
37
        fail
38
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.