OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [movw1.cgs] - Blame information for rev 24

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# sh testcase for mov.w $rm, @$rn -*- Asm -*-
2
# mach: all
3
# as: -isa=shcompact
4
# ld: -m shelf32
5
 
6
        .include "compact/testutils.inc"
7
 
8
        start
9
 
10
        mov #30, r1
11
        shll8 r1
12
init:
13
        # Build up a distinctive bit pattern.
14
        mov #1, r2
15
        shll8 r2
16
        add #12, r2
17
        mov.w r2, @r1
18
check:
19
        # Read it back.
20
        mov.w @r1, r3
21
        shll16 r2
22
        shll16 r3
23
        cmp/eq r2, r3
24
        bf wrong
25
 
26
okay:
27
        pass
28
wrong:
29
        fail

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.