OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [movw10.cgs] - Blame information for rev 280

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# sh testcase for mov.w @($imm8x2, pc), $rn -*- Asm -*-
2
# mach: all
3
# as: -isa=shcompact
4
# ld: -m shelf32
5
 
6
        .include "compact/testutils.inc"
7
 
8
        start
9
 
10
        # Build up a distinctive bit pattern.
11
        mov #1, r2
12
        shll8 r2
13
        add #12, r2
14
 
15
        # Store to memory.
16
        mov #16, r1
17
        shll8 r1
18
        add #32, r1
19
        mov.w r2, @r1
20
 
21
check:
22
        # Read it back.
23
        mov.w @(18, pc), r0
24
        shll16 r0
25
        shll16 r2
26
        cmp/eq r0, r2
27
        bf wrong
28
 
29
okay:
30
        pass
31
wrong:
32
        fail

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.