OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [movw11.cgs] - Blame information for rev 157

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# sh testcase for mov.w @($imm4x2, $rm), r0 -*- Asm -*-
2
# mach: all
3
# as: -isa=shcompact
4
# ld: -m shelf32
5
 
6
        .include "compact/testutils.inc"
7
 
8
        start
9
        mov #30, r1
10
        shll8 r1
11
 
12
        # Build up a distinctive bit pattern.
13
        mov #1, r0
14
        shll8 r0
15
        add #12, r0
16
 
17
        # Preserve r0.
18
        mov r0, r3
19
 
20
        # Store something first.
21
        mov.w r0, @(12, r1)
22
 
23
check:
24
        # Read it back.
25
        mov.w @(12, r1), r0
26
        shll16 r0
27
        shll16 r3
28
        cmp/eq r0, r3
29
        bf wrong
30
 
31
okay:
32
        pass
33
wrong:
34
        fail
35
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.