OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [movw4.cgs] - Blame information for rev 157

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# sh testcase for mov.w r0, @($imm8x2, gbr) -*- Asm -*-
2
# mach: all
3
# as: -isa=shcompact
4
# ld: -m shelf32
5
 
6
        .include "compact/testutils.inc"
7
 
8
        start
9
 
10
        mov #30, r0
11
        shll8 r0
12
        ldc r0, gbr
13
 
14
init:
15
        # Build up a distinctive bit pattern.
16
        mov #1, r0
17
        shll8 r0
18
        add #12, r0
19
        # Preserve r0.
20
        mov r0, r7
21
        mov.w r0, @(12, gbr)
22
check:
23
        mov.w @(12, gbr), r0
24
        cmp/eq r0, r7
25
        bf wrong
26
 
27
okay:
28
        pass
29
wrong:
30
        fail
31
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.