OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [movw7.cgs] - Blame information for rev 157

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# sh testcase for mov.w @${rm}+, $rn -*- Asm -*-
2
# mach: all
3
# as: -isa=shcompact
4
# ld: -m shelf32
5
 
6
        .include "compact/testutils.inc"
7
 
8
        start
9
        mov #30, r0
10
        shll8 r0
11
        # Preserve address.
12
        mov r0, r7
13
 
14
        # Store something first.
15
        # Build up a distinctive bit pattern.
16
        mov #1, r2
17
        shll8 r2
18
        add #12, r2
19
        mov.w r2, @r0
20
check:
21
        # Read it back.
22
        mov.w @r0+, r3
23
        cmp/eq r2, r3
24
        bf wrong
25
 
26
inc:
27
        # Ensure address is post-incremented.
28
        add #2, r7
29
        cmp/eq r0, r7
30
        bf wrong
31
 
32
okay:
33
        pass
34
wrong:
35
        fail
36
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.