URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [media/] [fmovls.cgs] - Blame information for rev 157

Details | Compare with Previous | View Log


# sh testcase for fmov.ls $rm, $frf -*- Asm -*-
# mach: all
# as: -isa=shmedia
# ld: -m shelf64
 
        .include "media/testutils.inc"
 
        start
 
fmovls0:
        movi 0, r0
        fmov.ls r0, fr0
 
fmovls1:
        movi 1, r1
        fmov.ls r1, fr1
 
upper:
        movi 1, r2
        shlli r2, 63, r2
        ori r2, 3, r2
        # Bit 63 should be ignored.
        fmov.ls r2, fr2
 
okay:
        pass

Line No.	Rev	Author	Line
1	24	jeremybenn	`# sh testcase for fmov.ls $rm, $frf -- Asm --`
2			`# mach: all`
3			`# as: -isa=shmedia`
4			`# ld: -m shelf64`
5
6			`.include "media/testutils.inc"`
7
8			`start`
9
10			`fmovls0:`
11			`movi 0, r0`
12			`fmov.ls r0, fr0`
13
14			`fmovls1:`
15			`movi 1, r1`
16			`fmov.ls r1, fr1`
17
18			`upper:`
19			`movi 1, r2`
20			`shlli r2, 63, r2`
21			`ori r2, 3, r2`
22			`# Bit 63 should be ignored.`
23			`fmov.ls r2, fr2`
24
25			`okay:`
26			`pass`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [media/] [fmovls.cgs] - Blame information for rev 157