OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [media/] [nsb.cgs] - Blame information for rev 157

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# sh testcase for nsb $rm, $rd -*- Asm -*-
2
# mach: all
3
# as: -isa=shmedia
4
# ld: -m shelf64
5
 
6
        .include "media/testutils.inc"
7
 
8
        start
9
init:
10
        pta wrong, tr0
11
 
12
nsb0:
13
        movi 0, r0
14
        nsb r0, r1
15
check0:
16
        movi 63, r4
17
        bne r1, r4, tr0
18
 
19
nsb1:
20
        # set up a loop target reg.
21
        pta again1, tr1
22
        # r4 holds the loop count.
23
        movi 62, r4
24
        movi 1, r0
25
again1:
26
        nsb r0, r1
27
        bne r1, r4, tr0
28
        # okay? go around again.
29
        shlli r0, 1, r0
30
        addi r4, -1, r4
31
        bnei r4, 0, tr1
32
 
33
nsb2:
34
        # set up a loop target reg.
35
        pta again2, tr1
36
        # r4 holds the loop count.
37
        movi 63, r4
38
        movi -1, r0
39
again2:
40
        nsb r0, r1
41
        bne r1, r4, tr0
42
        # okay? go around again.
43
        shlli r0, 1, r0
44
        addi r4, -1, r4
45
        bnei r4, 0, tr1
46
 
47
nsb3:
48
        movi 1, r0
49
        shlli r0, 63, r0
50
        nsb r0, r1
51
check3:
52
        movi 0, r4
53
        bne r1, r4, tr0
54
 
55
nsb4:
56
        movi 7, r0
57
        shlli r0, 61, r0
58
        nsb r0, r1
59
check4:
60
        movi 2, r4
61
        bne r1, r4, tr0
62
 
63
okay:
64
        pass
65
wrong:
66
        fail

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.