OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [media/] [testutils.inc] - Blame information for rev 157

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn 
# Support macros for the assembly test cases.
2 
 
3 
        .macro start
4 
        .text
5 
        .global start
6 
start:
7 
        .endm
8 
 
9 
        .macro pass
10 
        movi 253, r0
11 
        trapa r0
12 
        .endm
13 
 
14 
        .macro fail
15 
        movi 254, r0
16 
        trapa r0
17 
        .endm
18 
 
19 
        .macro _packb v1 v2 v3 v4 v5 v6 v7 v8 reg
20 
        movi \v1, \reg
21 
        shlli \reg, 8, \reg
22 
        addi \reg, \v2, \reg
23 
        shlli \reg, 8, \reg
24 
        addi \reg, \v3, \reg
25 
        shlli \reg, 8, \reg
26 
        addi \reg, \v4, \reg
27 
        shlli \reg, 8, \reg
28 
        addi \reg, \v5, \reg
29 
        shlli \reg, 8, \reg
30 
        addi \reg, \v6, \reg
31 
        shlli \reg, 8, \reg
32 
        addi \reg, \v7, \reg
33 
        shlli \reg, 8, \reg
34 
        addi \reg, \v8, \reg
35 
        .endm
36 
 
37 
        .macro _packw v1 v2 v3 v4 reg
38 
        movi \v1, \reg
39 
        shlli \reg, 16, \reg
40 
        addi \reg, \v2, \reg
41 
        shlli \reg, 16, \reg
42 
        addi \reg, \v3, \reg
43 
        shlli \reg, 16, \reg
44 
        addi \reg, \v4, \reg
45 
        .endm
46 
 
47 
        .macro _packl v1 v2 reg
48 
        movi \v1, \reg
49 
        shlli \reg, 32, \reg
50 
        addi \reg, \v2, \reg
51 
        .endm

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.