URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [v850/] [sar.cgs] - Blame information for rev 280

Go to most recent revision | Details | Compare with Previous | View Log


# v850 sar
# mach: all
 
        .include "testutils.inc"
 
# CY is set to 1 if the bit shifted out last is 1, else 0
# OV is set to zero.
# Z is set if the result is 0, else 0
 
        noflags
        seti    4, r1
        seti    0x00000000, r2
        sar     r1, r2
 
        flags   z
        reg     r2, 0
 
        noflags
        seti    4, r1
        seti    0x00000001, r2
        sar     r1, r2
 
        flags   z
        reg     r2, 0
 
        noflags
        seti    4, r1
        seti    0x00000008, r2
        sar     r1, r2
 
        flags   c + z
        reg     r2, 0
 
        noflags
        seti    0x00000000, r2
        sar     4, r2
 
        flags   z
        reg     r2, 0
 
        noflags
        seti    0x00000001, r2
        sar     4, r2
 
        flags   z
        reg     r2, 0
 
        noflags
        seti    0x00000008, r2
        sar     4, r2
 
        flags   c + z
        reg     r2, 0
 
# However, if the number of shifts is 0, CY is 0.
 
        noflags
        seti    0, r1
        seti    0xffffffff, r2
        sar     r1, r2
 
        flags   s
        reg     r2, 0xffffffff
 
        noflags
        seti    0xffffffff, r2
        sar     0, r2
 
        flags   s
        reg     r2, 0xffffffff
 
# Old MSB is copied as new MSB after shift
# S is 1 if the result is negative, else 0
 
        noflags
        seti    1, r1
        seti    0x80000000, r2
        sar     r1, r2
 
        flags   s
        reg     r2, 0xc0000000
 
        noflags
        seti    1, r1
        seti    0x40000000, r2
        sar     r1, r2
 
        flags   0
        reg     r2, 0x20000000
 
        pass

Line No.	Rev	Author	Line
1	24	jeremybenn	`# v850 sar`
2			`# mach: all`
3
4			`.include "testutils.inc"`
5
6			`# CY is set to 1 if the bit shifted out last is 1, else 0`
7			`# OV is set to zero.`
8			`# Z is set if the result is 0, else 0`
9
10			`noflags`
11			`seti 4, r1`
12			`seti 0x00000000, r2`
13			`sar r1, r2`
14
15			`flags z`
16			`reg r2, 0`
17
18			`noflags`
19			`seti 4, r1`
20			`seti 0x00000001, r2`
21			`sar r1, r2`
22
23			`flags z`
24			`reg r2, 0`
25
26			`noflags`
27			`seti 4, r1`
28			`seti 0x00000008, r2`
29			`sar r1, r2`
30
31			`flags c + z`
32			`reg r2, 0`
33
34			`noflags`
35			`seti 0x00000000, r2`
36			`sar 4, r2`
37
38			`flags z`
39			`reg r2, 0`
40
41			`noflags`
42			`seti 0x00000001, r2`
43			`sar 4, r2`
44
45			`flags z`
46			`reg r2, 0`
47
48			`noflags`
49			`seti 0x00000008, r2`
50			`sar 4, r2`
51
52			`flags c + z`
53			`reg r2, 0`
54
55			`# However, if the number of shifts is 0, CY is 0.`
56
57			`noflags`
58			`seti 0, r1`
59			`seti 0xffffffff, r2`
60			`sar r1, r2`
61
62			`flags s`
63			`reg r2, 0xffffffff`
64
65			`noflags`
66			`seti 0xffffffff, r2`
67			`sar 0, r2`
68
69			`flags s`
70			`reg r2, 0xffffffff`
71
72			`# Old MSB is copied as new MSB after shift`
73			`# S is 1 if the result is negative, else 0`
74
75			`noflags`
76			`seti 1, r1`
77			`seti 0x80000000, r2`
78			`sar r1, r2`
79
80			`flags s`
81			`reg r2, 0xc0000000`
82
83			`noflags`
84			`seti 1, r1`
85			`seti 0x40000000, r2`
86			`sar r1, r2`
87
88			`flags 0`
89			`reg r2, 0x20000000`
90
91			`pass`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [v850/] [sar.cgs] - Blame information for rev 280