OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [gdb/] [disasm.h] - Blame information for rev 227

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
/* Disassemble support for GDB.
2
   Copyright (C) 2002, 2007, 2008, 2009, 2010 Free Software Foundation, Inc.
3
 
4
   This file is part of GDB.
5
 
6
   This program is free software; you can redistribute it and/or modify
7
   it under the terms of the GNU General Public License as published by
8
   the Free Software Foundation; either version 3 of the License, or
9
   (at your option) any later version.
10
 
11
   This program is distributed in the hope that it will be useful,
12
   but WITHOUT ANY WARRANTY; without even the implied warranty of
13
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14
   GNU General Public License for more details.
15
 
16
   You should have received a copy of the GNU General Public License
17
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
18
 
19
#ifndef DISASM_H
20
#define DISASM_H
21
 
22
#define DISASSEMBLY_SOURCE      (0x1 << 0)
23
#define DISASSEMBLY_RAW_INSN    (0x1 << 1)
24
#define DISASSEMBLY_OMIT_FNAME  (0x1 << 2)
25
 
26
struct ui_out;
27
struct ui_file;
28
 
29
extern void gdb_disassembly (struct gdbarch *gdbarch, struct ui_out *uiout,
30
                             char *file_string, int flags, int how_many,
31
                             CORE_ADDR low, CORE_ADDR high);
32
 
33
/* Print the instruction at address MEMADDR in debugged memory,
34
   on STREAM.  Returns the length of the instruction, in bytes,
35
   and, if requested, the number of branch delay slot instructions.  */
36
 
37
extern int gdb_print_insn (struct gdbarch *gdbarch, CORE_ADDR memaddr,
38
                           struct ui_file *stream, int *branch_delay_insns);
39
 
40
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.