Subversion Repositories openrisc_me

/* Target-dependent code for the i386.

   Copyright (C) 2001, 2002, 2003, 2004, 2006, 2007, 2008, 2009, 2010

   Free Software Foundation, Inc.

   This file is part of GDB.

   This program is free software; you can redistribute it and/or modify

   it under the terms of the GNU General Public License as published by

   the Free Software Foundation; either version 3 of the License, or

   (at your option) any later version.

   This program is distributed in the hope that it will be useful,

   but WITHOUT ANY WARRANTY; without even the implied warranty of

   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

   GNU General Public License for more details.

   You should have received a copy of the GNU General Public License

   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */

#ifndef I386_TDEP_H

#define I386_TDEP_H

struct frame_info;

struct gdbarch;

struct reggroup;

struct regset;

struct regcache;

/* GDB's i386 target supports both the 32-bit Intel Architecture

   (IA-32) and the 64-bit AMD x86-64 architecture.  Internally it uses

   a similar register layout for both.

   - General purpose registers

   - FPU data registers

   - FPU control registers

   - SSE data registers

   - SSE control register

   The general purpose registers for the x86-64 architecture are quite

   different from IA-32.  Therefore, gdbarch_fp0_regnum

   determines the register number at which the FPU data registers

   start.  The number of FPU data and control registers is the same

   for both architectures.  The number of SSE registers however,

   differs and is determined by the num_xmm_regs member of `struct

   gdbarch_tdep'.  */

/* Convention for returning structures.  */

enum struct_return

{

  pcc_struct_return,            /* Return "short" structures in memory.  */

  reg_struct_return             /* Return "short" structures in registers.  */

};

/* Register classes as defined in the AMD x86-64 psABI.  */

enum amd64_reg_class

{

  AMD64_INTEGER,

  AMD64_SSE,

  AMD64_SSEUP,

  AMD64_X87,

  AMD64_X87UP,

  AMD64_COMPLEX_X87,

  AMD64_NO_CLASS,

  AMD64_MEMORY

};

/* i386 architecture specific information.  */

struct gdbarch_tdep

{

  /* General-purpose registers.  */

  struct regset *gregset;

  int *gregset_reg_offset;

  int gregset_num_regs;

  size_t sizeof_gregset;

  /* The general-purpose registers used to pass integers when making

     function calls.  This only applies to amd64, as all parameters

     are passed through the stack on x86.  */

  int call_dummy_num_integer_regs;

  int *call_dummy_integer_regs;

  /* Used on amd64 only.  Classify TYPE according to calling conventions,

     and store the result in CLASS.  */

  void (*classify) (struct type *type, enum amd64_reg_class class[2]);

  /* Used on amd64 only.  Non-zero if the first few MEMORY arguments

     should be passed by pointer.

     More precisely, MEMORY arguments are passed through the stack.

     But certain architectures require that their address be passed

     by register as well, if there are still some integer registers

     available for argument passing.  */

  int memory_args_by_pointer;

  /* Used on amd64 only.

     If non-zero, then the callers of a function are expected to reserve

     some space in the stack just before the area where the PC is saved

     so that the callee may save the integer-parameter registers there.

     The amount of space is dependent on the list of registers used for

     integer parameter passing (see component call_dummy_num_integer_regs

     above).  */

  int integer_param_regs_saved_in_caller_frame;

  /* Floating-point registers.  */

  struct regset *fpregset;

  size_t sizeof_fpregset;

  /* Register number for %st(0).  The register numbers for the other

     registers follow from this one.  Set this to -1 to indicate the

     absence of an FPU.  */

  int st0_regnum;

  /* Register number for %mm0.  Set this to -1 to indicate the absence

     of MMX support.  */

  int mm0_regnum;

  /* Number of SSE registers.  */

  int num_xmm_regs;

  /* Offset of saved PC in jmp_buf.  */

  int jb_pc_offset;

  /* Convention for returning structures.  */

  enum struct_return struct_return;

  /* Address range where sigtramp lives.  */

  CORE_ADDR sigtramp_start;

  CORE_ADDR sigtramp_end;

  /* Detect sigtramp.  */

  int (*sigtramp_p) (struct frame_info *);

  /* Get address of sigcontext for sigtramp.  */

  CORE_ADDR (*sigcontext_addr) (struct frame_info *);

  /* Offset of registers in `struct sigcontext'.  */

  int *sc_reg_offset;

  int sc_num_regs;

  /* Offset of saved PC and SP in `struct sigcontext'.  Usage of these

     is deprecated, please use `sc_reg_offset' instead.  */

  int sc_pc_offset;

  int sc_sp_offset;

  /* ISA-specific data types.  */

  struct type *i386_eflags_type;

  struct type *i386_mxcsr_type;

  struct type *i386_mmx_type;

  struct type *i386_sse_type;

  struct type *i387_ext_type;

  /* Process record/replay target.  */

  /* The map for registers because the AMD64's registers order

     in GDB is not same as I386 instructions.  */

  const int *record_regmap;

  /* Parse intx80 args.  */

  int (*i386_intx80_record) (struct regcache *regcache);

  /* Parse sysenter args.  */

  int (*i386_sysenter_record) (struct regcache *regcache);

  /* Parse syscall args.  */

  int (*i386_syscall_record) (struct regcache *regcache);

};

/* Floating-point registers.  */

/* All FPU control regusters (except for FIOFF and FOOFF) are 16-bit

   (at most) in the FPU, but are zero-extended to 32 bits in GDB's

   register cache.  */

/* Return non-zero if REGNUM matches the FP register and the FP

   register set is active.  */

extern int i386_fp_regnum_p (struct gdbarch *, int);

extern int i386_fpc_regnum_p (struct gdbarch *, int);

/* Register numbers of various important registers.  */

enum i386_regnum

{

  I386_EAX_REGNUM,              /* %eax */

  I386_ECX_REGNUM,              /* %ecx */

  I386_EDX_REGNUM,              /* %edx */

  I386_EBX_REGNUM,              /* %ebx */

  I386_ESP_REGNUM,              /* %esp */

  I386_EBP_REGNUM,              /* %ebp */

  I386_ESI_REGNUM,              /* %esi */

  I386_EDI_REGNUM,              /* %edi */

  I386_EIP_REGNUM,              /* %eip */

  I386_EFLAGS_REGNUM,           /* %eflags */

  I386_CS_REGNUM,               /* %cs */

  I386_SS_REGNUM,               /* %ss */

  I386_DS_REGNUM,               /* %ds */

  I386_ES_REGNUM,               /* %es */

  I386_FS_REGNUM,               /* %fs */

  I386_GS_REGNUM,               /* %gs */

  I386_ST0_REGNUM               /* %st(0) */

};

/* Register numbers of RECORD_REGMAP.  */

enum record_i386_regnum

{

  X86_RECORD_REAX_REGNUM,

  X86_RECORD_RECX_REGNUM,

  X86_RECORD_REDX_REGNUM,

  X86_RECORD_REBX_REGNUM,

  X86_RECORD_RESP_REGNUM,

  X86_RECORD_REBP_REGNUM,

  X86_RECORD_RESI_REGNUM,

  X86_RECORD_REDI_REGNUM,

  X86_RECORD_R8_REGNUM,

  X86_RECORD_R9_REGNUM,

  X86_RECORD_R10_REGNUM,

  X86_RECORD_R11_REGNUM,

  X86_RECORD_R12_REGNUM,

  X86_RECORD_R13_REGNUM,

  X86_RECORD_R14_REGNUM,

  X86_RECORD_R15_REGNUM,

  X86_RECORD_REIP_REGNUM,

  X86_RECORD_EFLAGS_REGNUM,

  X86_RECORD_CS_REGNUM,

  X86_RECORD_SS_REGNUM,

  X86_RECORD_DS_REGNUM,

  X86_RECORD_ES_REGNUM,

  X86_RECORD_FS_REGNUM,

  X86_RECORD_GS_REGNUM,

};

#define I386_NUM_GREGS  16

#define I386_NUM_FREGS  16

#define I386_NUM_XREGS  9

#define I386_SSE_NUM_REGS       (I386_NUM_GREGS + I386_NUM_FREGS \

                                 + I386_NUM_XREGS)

/* Size of the largest register.  */

#define I386_MAX_REGISTER_SIZE  16

/* Types for i386-specific registers.  */

extern struct type *i386_eflags_type (struct gdbarch *gdbarch);

extern struct type *i386_mxcsr_type (struct gdbarch *gdbarch);

extern struct type *i386_mmx_type (struct gdbarch *gdbarch);

extern struct type *i386_sse_type (struct gdbarch *gdbarch);

extern struct type *i387_ext_type (struct gdbarch *gdbarch);

/* Segment selectors.  */

#define I386_SEL_RPL    0x0003  /* Requester's Privilege Level mask.  */

#define I386_SEL_UPL    0x0003  /* User Privilige Level. */

#define I386_SEL_KPL    0x0000  /* Kernel Privilige Level. */

/* The length of the longest i386 instruction (according to

   include/asm-i386/kprobes.h in Linux 2.6.  */

#define I386_MAX_INSN_LEN (16)

/* Functions exported from i386-tdep.c.  */

extern CORE_ADDR i386_pe_skip_trampoline_code (struct frame_info *frame,

                                               CORE_ADDR pc, char *name);

extern CORE_ADDR i386_skip_main_prologue (struct gdbarch *gdbarch, CORE_ADDR pc);

/* Return whether the THIS_FRAME corresponds to a sigtramp routine.  */

extern int i386_sigtramp_p (struct frame_info *this_frame);

/* Return the name of register REGNUM.  */

extern char const *i386_register_name (struct gdbarch * gdbarch, int regnum);

/* Return non-zero if REGNUM is a member of the specified group.  */

extern int i386_register_reggroup_p (struct gdbarch *gdbarch, int regnum,

                                     struct reggroup *group);

/* Supply register REGNUM from the general-purpose register set REGSET

   to register cache REGCACHE.  If REGNUM is -1, do this for all

   registers in REGSET.  */

extern void i386_supply_gregset (const struct regset *regset,

                                 struct regcache *regcache, int regnum,

                                 const void *gregs, size_t len);

/* Collect register REGNUM from the register cache REGCACHE and store

   it in the buffer specified by GREGS and LEN as described by the

   general-purpose register set REGSET.  If REGNUM is -1, do this for

   all registers in REGSET.  */

extern void i386_collect_gregset (const struct regset *regset,

                                  const struct regcache *regcache,

                                  int regnum, void *gregs, size_t len);

/* Return the appropriate register set for the core section identified

   by SECT_NAME and SECT_SIZE.  */

extern const struct regset *

  i386_regset_from_core_section (struct gdbarch *gdbarch,

                                 const char *sect_name, size_t sect_size);

extern void i386_displaced_step_fixup (struct gdbarch *gdbarch,

                                       struct displaced_step_closure *closure,

                                       CORE_ADDR from, CORE_ADDR to,

                                       struct regcache *regs);

/* Initialize a basic ELF architecture variant.  */

extern void i386_elf_init_abi (struct gdbarch_info, struct gdbarch *);

/* Initialize a SVR4 architecture variant.  */

extern void i386_svr4_init_abi (struct gdbarch_info, struct gdbarch *);

extern int i386_process_record (struct gdbarch *gdbarch,

                                struct regcache *regcache, CORE_ADDR addr);

/* Functions and variables exported from i386bsd-tdep.c.  */

extern void i386bsd_init_abi (struct gdbarch_info, struct gdbarch *);

extern CORE_ADDR i386fbsd_sigtramp_start_addr;

extern CORE_ADDR i386fbsd_sigtramp_end_addr;

extern CORE_ADDR i386obsd_sigtramp_start_addr;

extern CORE_ADDR i386obsd_sigtramp_end_addr;

extern int i386fbsd4_sc_reg_offset[];

extern int i386fbsd_sc_reg_offset[];

extern int i386nbsd_sc_reg_offset[];

extern int i386obsd_sc_reg_offset[];

extern int i386bsd_sc_reg_offset[];

#endif /* i386-tdep.h */