URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Go to most recent revision |
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
227 |
jeremybenn |
/* Process record and replay target for GDB, the GNU debugger.
|
2 |
|
|
|
3 |
|
|
Copyright (C) 2008, 2009, 2010 Free Software Foundation, Inc.
|
4 |
|
|
|
5 |
|
|
This file is part of GDB.
|
6 |
|
|
|
7 |
|
|
This program is free software; you can redistribute it and/or modify
|
8 |
|
|
it under the terms of the GNU General Public License as published by
|
9 |
|
|
the Free Software Foundation; either version 3 of the License, or
|
10 |
|
|
(at your option) any later version.
|
11 |
|
|
|
12 |
|
|
This program is distributed in the hope that it will be useful,
|
13 |
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
14 |
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
15 |
|
|
GNU General Public License for more details.
|
16 |
|
|
|
17 |
|
|
You should have received a copy of the GNU General Public License
|
18 |
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>. */
|
19 |
|
|
|
20 |
|
|
#ifndef _RECORD_H_
|
21 |
|
|
#define _RECORD_H_
|
22 |
|
|
|
23 |
|
|
#define RECORD_IS_USED (current_target.to_stratum == record_stratum)
|
24 |
|
|
|
25 |
|
|
extern int record_debug;
|
26 |
|
|
|
27 |
|
|
extern int record_arch_list_add_reg (struct regcache *regcache, int num);
|
28 |
|
|
extern int record_arch_list_add_mem (CORE_ADDR addr, int len);
|
29 |
|
|
extern int record_arch_list_add_end (void);
|
30 |
|
|
extern struct cleanup *record_gdb_operation_disable_set (void);
|
31 |
|
|
|
32 |
|
|
#endif /* _RECORD_H_ */
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.