Subversion Repositories openrisc_me

/* Helper file for i386 platform.  Runtime check for MMX/SSE/SSE2 support.

   Copyright 2004, 2007, 2008, 2009, 2010 Free Software Foundation, Inc.

   This file is part of GDB.

   This program is free software; you can redistribute it and/or modify

   it under the terms of the GNU General Public License as published by

   the Free Software Foundation; either version 3 of the License, or

   (at your option) any later version.

   This program is distributed in the hope that it will be useful,

   but WITHOUT ANY WARRANTY; without even the implied warranty of

   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

   GNU General Public License for more details.

   You should have received a copy of the GNU General Public License

   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */

/* Used by 20020523-2.c and i386-sse-6.c, and possibly others.  */

/* Plagarized from 20020523-2.c.  */

/* Plagarized from gcc.  */

#define bit_CMOV (1 << 15)

#define bit_MMX (1 << 23)

#define bit_SSE (1 << 25)

#define bit_SSE2 (1 << 26)

#ifndef NOINLINE

#define NOINLINE __attribute__ ((noinline))

#endif

unsigned int i386_cpuid (void) NOINLINE;

unsigned int NOINLINE

i386_cpuid (void)

{

  int fl1, fl2;

#ifndef __x86_64__

  /* See if we can use cpuid.  On AMD64 we always can.  */

  __asm__ ("pushfl; pushfl; popl %0; movl %0,%1; xorl %2,%0;"

           "pushl %0; popfl; pushfl; popl %0; popfl"

           : "=&r" (fl1), "=&r" (fl2)

           : "i" (0x00200000));

  if (((fl1 ^ fl2) & 0x00200000) == 0)

    return (0);

#endif

  /* Host supports cpuid.  See if cpuid gives capabilities, try

     CPUID(0).  Preserve %ebx and %ecx; cpuid insn clobbers these, we

     don't need their CPUID values here, and %ebx may be the PIC

     register.  */

#ifdef __x86_64__

  __asm__ ("pushq %%rcx; pushq %%rbx; cpuid; popq %%rbx; popq %%rcx"

           : "=a" (fl1) : "0" (0) : "rdx", "cc");

#else

  __asm__ ("pushl %%ecx; pushl %%ebx; cpuid; popl %%ebx; popl %%ecx"

           : "=a" (fl1) : "0" (0) : "edx", "cc");

#endif

  if (fl1 == 0)

    return (0);

  /* Invoke CPUID(1), return %edx; caller can examine bits to

     determine what's supported.  */

#ifdef __x86_64__

  __asm__ ("pushq %%rcx; pushq %%rbx; cpuid; popq %%rbx; popq %%rcx"

           : "=d" (fl2), "=a" (fl1) : "1" (1) : "cc");

#else

  __asm__ ("pushl %%ecx; pushl %%ebx; cpuid; popl %%ebx; popl %%ecx"

           : "=d" (fl2), "=a" (fl1) : "1" (1) : "cc");

#endif

  return fl2;

}