OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [gdb/] [testsuite/] [gdb.mi/] [mi-regs.exp] - Blame information for rev 237

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# Copyright 1999, 2000, 2001, 2002, 2007, 2008, 2009, 2010
2
# Free Software Foundation, Inc.
3
 
4
# This program is free software; you can redistribute it and/or modify
5
# it under the terms of the GNU General Public License as published by
6
# the Free Software Foundation; either version 3 of the License, or
7
# (at your option) any later version.
8
#
9
# This program is distributed in the hope that it will be useful,
10
# but WITHOUT ANY WARRANTY; without even the implied warranty of
11
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
12
# GNU General Public License for more details.
13
#
14
# You should have received a copy of the GNU General Public License
15
# along with this program.  If not, see .
16
 
17
# Test essential Machine interface (MI) operations
18
#
19
# Verify that, using the MI, we can run a simple program and look at registers.
20
#
21
# The goal is not to test gdb functionality, which is done by other tests,
22
# but to verify the correct output response to MI operations.
23
#
24
 
25
 
26
load_lib mi-support.exp
27
set MIFLAGS "-i=mi"
28
 
29
gdb_exit
30
if [mi_gdb_start] {
31
    continue
32
}
33
 
34
set testfile "basics"
35
set srcfile ${testfile}.c
36
set binfile ${objdir}/${subdir}/mi-regs
37
if  { [gdb_compile "${srcdir}/${subdir}/${srcfile}" "${binfile}" executable {debug additional_flags=-DFAKEARGV}] != "" } {
38
     untested mi-regs.exp
39
     return -1
40
}
41
 
42
proc sparc_register_tests_no_exec { } {
43
        # Test the generic IDT chip.
44
        mi_gdb_test "111-data-list-register-values" \
45
                ".*111\\^error,msg=\"mi_cmd_data_list_register_values: Usage: -data-list-register-values  \\\[...\\\]\"" \
46
                "wrong arguments"
47
 
48
        mi_gdb_test "111-data-list-register-values x" \
49
                ".*111\\^error,msg=\"No registers\.\"" \
50
                "no executable"
51
}
52
 
53
# These tests exercise IDT-specific MIPS registers for several
54
# different processor models.
55
 
56
# This should detect the actual processor in use and change
57
# the expected results appropriately.  FIXME
58
 
59
proc sparc_register_tests { } {
60
    global hex
61
    global decimal
62
    set octal "\[0-7\]+"
63
    set binary "\[0-1\]+"
64
    set float "\\-?((\[0-9\]+(\\.\[0-9\]+)?(e\[-+\]\[0-9\]+)?)|(nan\\($hex\\)))"
65
    set float2 "\\-?\[0-9\]+"
66
 
67
    mi_gdb_test "111-data-list-register-names" \
68
            "111\\^done,register-names=\\\[\"g0\",\"g1\",\"g2\",\"g3\",\"g4\",\"g5\",\"g6\",\"g7\",\"o0\",\"o1\",\"o2\",\"o3\",\"o4\",\"o5\",\"sp\",\"o7\",\"l0\",\"l1\",\"l2\",\"l3\",\"l4\",\"l5\",\"l6\",\"l7\",\"i0\",\"i1\",\"i2\",\"i3\",\"i4\",\"i5\",\"fp\",\"i7\",\"f0\",\"f1\",\"f2\",\"f3\",\"f4\",\"f5\",\"f6\",\"f7\",\"f8\",\"f9\",\"f10\",\"f11\",\"f12\",\"f13\",\"f14\",\"f15\",\"f16\",\"f17\",\"f18\",\"f19\",\"f20\",\"f21\",\"f22\",\"f23\",\"f24\",\"f25\",\"f26\",\"f27\",\"f28\",\"f29\",\"f30\",\"f31\",\"y\",\"psr\",\"wim\",\"tbr\",\"pc\",\"npc\",\"fsr\",\"csr\",\"d0\",\"d2\",\"d4\",\"d6\",\"d8\",\"d10\",\"d12\",\"d14\",\"d16\",\"d18\",\"d20\",\"d22\",\"d24\",\"d26\",\"d28\",\"d30\"\\\]" \
69
            "list register names"
70
 
71
    mi_gdb_test "222-data-list-register-values x" \
72
            "222\\^done,register-values=\\\[\{number=\"0\",value=\"$hex\"\}.*\{number=\"87\",value=\"$hex\"\}\\\]" \
73
            "register values x"
74
 
75
    mi_gdb_test "333-data-list-register-values f" \
76
            "333\\^done,register-values=\\\[\{number=\"0\",value=\"$float\"\},\{number=\"1\",value=\"$float\"\},.*\{number=\"87\",value=\"$float\"\}\\\]" \
77
            "register values f"
78
 
79
    mi_gdb_test "444-data-list-register-values d" \
80
            "444\\^done,register-values=\\\[\{number=\"0\",value=\"-?$decimal\"\}.*\{number=\"87\",value=\"-?$decimal\"\}\\\]" \
81
            "register values d"
82
 
83
    mi_gdb_test "555-data-list-register-values o" \
84
            "555\\^done,register-values=\\\[\{number=\"0\",value=\"$octal\"\}.*\{number=\"87\",value=\"$octal\"\}\\\]" \
85
            "register values o"
86
 
87
    mi_gdb_test "666-data-list-register-values t" \
88
            "666\\^done,register-values=\\\[\{number=\"0\",value=\"$binary\"\}.*\{number=\"87\",value=\"$binary\"\}\\\]" \
89
            "register values t"
90
 
91
    # On the sparc, registers 0-31 are int, 32-63 float, 64-71 int, 72-87 float
92
 
93
    mi_gdb_test "777-data-list-register-values N" \
94
            "777\\^done,register-values=\\\[\{number=\"0\",value=\"-?$decimal\"\}.*\{number=\"31\",value=\"-?$decimal\"\},\{number=\"32\",value=\"$float\"\}.*\{number=\"63\",value=\"$float\"\},\{number=\"64\",value=\"-?$decimal\"\}.*\{number=\"71\",value=\"-?$decimal\"\},\{number=\"72\",value=\"$float\"\}.*\{number=\"87\",value=\"$float\"\}\\\]" \
95
            "register values N"
96
 
97
    mi_gdb_test "888-data-list-register-values r" \
98
            "888\\^done,register-values=\\\[\{number=\"0\",value=\"$hex\"\}.*\{number=\"87\",value=\"$hex\"\}\\\]" \
99
            "register values r"
100
 
101
    mi_gdb_test "999-data-list-register-names 68 69 70 71" \
102
            "999\\^done,register-names=\\\[\"pc\",\"npc\",\"fsr\",\"csr\"\\\]" \
103
            "list names of some regs"
104
 
105
    mi_gdb_test "001-data-list-register-values x 68 69 70 71" \
106
            "001\\^done,register-values=\\\[\{number=\"68\",value=\"$hex\"\},\{number=\"69\",value=\"$hex\"\},\{number=\"70\",value=\"$hex\"\},\{number=\"71\",value=\"$hex\"\}\\\]" \
107
            "list values of some regs"
108
 
109
    mi_gdb_test "002-data-list-changed-registers" \
110
            "002\\^done,changed-registers=\\\[(\"${decimal}\"(,\"${decimal}\")*)?\\\]" \
111
            "list changed registers"
112
}
113
 
114
if [istarget "sparc-*-*"] then {
115
    sparc_register_tests_no_exec
116
    mi_run_to_main
117
    sparc_register_tests
118
} else {
119
    verbose "mi-regs.exp tests ignored for this target"
120
}
121
 
122
mi_gdb_exit
123
return 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.