OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [gdb/] [testsuite/] [gdb.reverse/] [i386-reverse.c] - Blame information for rev 237

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
/* This testcase is part of GDB, the GNU debugger.
2
 
3
   Copyright 2009, 2010 Free Software Foundation, Inc.
4
 
5
   This program is free software; you can redistribute it and/or modify
6
   it under the terms of the GNU General Public License as published by
7
   the Free Software Foundation; either version 3 of the License, or
8
   (at your option) any later version.
9
 
10
   This program is distributed in the hope that it will be useful,
11
   but WITHOUT ANY WARRANTY; without even the implied warranty of
12
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
13
   GNU General Public License for more details.
14
 
15
   You should have received a copy of the GNU General Public License
16
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
17
 
18
/* Architecture tests for intel i386 platform.  */
19
 
20
void
21
inc_dec_tests (void)
22
{
23
  asm ("inc %eax");
24
  asm ("inc %ecx");
25
  asm ("inc %edx");
26
  asm ("inc %ebx");
27
  asm ("inc %esp");
28
  asm ("inc %ebp");
29
  asm ("inc %esi");
30
  asm ("inc %edi");
31
  asm ("dec %eax");
32
  asm ("dec %ecx");
33
  asm ("dec %edx");
34
  asm ("dec %ebx");
35
  asm ("dec %esp");
36
  asm ("dec %ebp");
37
  asm ("dec %esi");
38
  asm ("dec %edi");
39
} /* end inc_dec_tests */
40
 
41
int
42
main ()
43
{
44
  inc_dec_tests ();
45
  return 0;      /* end of main */
46
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.