Subversion Repositories openrisc_me

/* CPU family header for crisv32f.

THIS FILE IS MACHINE GENERATED WITH CGEN.

Copyright 1996-2010 Free Software Foundation, Inc.

This file is part of the GNU simulators.

   This file is free software; you can redistribute it and/or modify

   it under the terms of the GNU General Public License as published by

   the Free Software Foundation; either version 3, or (at your option)

   any later version.

   It is distributed in the hope that it will be useful, but WITHOUT

   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY

   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public

   License for more details.

   You should have received a copy of the GNU General Public License along

   with this program; if not, write to the Free Software Foundation, Inc.,

   51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.

*/

#ifndef CPU_CRISV32F_H

#define CPU_CRISV32F_H

/* Maximum number of instructions that are fetched at a time.

   This is for LIW type instructions sets (e.g. m32r).  */

#define MAX_LIW_INSNS 1

/* Maximum number of instructions that can be executed in parallel.  */

#define MAX_PARALLEL_INSNS 1

/* The size of an "int" needed to hold an instruction word.

   This is usually 32 bits, but some architectures needs 64 bits.  */

typedef CGEN_INSN_INT CGEN_INSN_WORD;

#include "cgen-engine.h"

/* CPU state information.  */

typedef struct {

  /* Hardware elements.  */

  struct {

  /* program counter */

  USI h_pc;

#define GET_H_PC() CPU (h_pc)

#define SET_H_PC(x) \

do { \

CPU (h_pc) = ANDSI ((x), (~ (1)));\

;} while (0)

  /* General purpose registers */

  SI h_gr_acr[16];

#define GET_H_GR_ACR(a1) CPU (h_gr_acr)[a1]

#define SET_H_GR_ACR(a1, x) (CPU (h_gr_acr)[a1] = (x))

  /* Special registers for v32 */

  SI h_sr_v32[16];

#define GET_H_SR_V32(index) (ORIF (ORIF (((index) == (((UINT) 0))), ((index) == (((UINT) 4)))), ((index) == (((UINT) 8))))) ? (0) : (((index) == (((UINT) 1)))) ? (32) : (((index) == (((UINT) 13)))) ? (ORSI (ANDSI (CPU (h_sr_v32[((UINT) 13)]), 1073740800), ORSI (ZEXTBISI (CPU (h_cbit)), ORSI (SLLSI (ZEXTBISI (CPU (h_vbit)), 1), ORSI (SLLSI (ZEXTBISI (CPU (h_zbit)), 2), ORSI (SLLSI (ZEXTBISI (CPU (h_nbit)), 3), ORSI (SLLSI (ZEXTBISI (CPU (h_xbit)), 4), ORSI (SLLSI (ZEXTBISI (GET_H_IBIT ()), 5), ORSI (SLLSI (ZEXTBISI (GET_H_UBIT ()), 6), ORSI (SLLSI (ZEXTBISI (CPU (h_pbit)), 7), ORSI (SLLSI (ZEXTBISI (CPU (h_rbit)), 8), ORSI (SLLSI (ZEXTBISI (CPU (h_sbit)), 9), ORSI (SLLSI (ZEXTBISI (CPU (h_mbit)), 30), ORSI (SLLSI (ZEXTBISI (CPU (h_qbit)), 31), 0)))))))))))))) : (((index) == (((UINT) 14)))) ? (((GET_H_UBIT ()) ? (CPU (h_gr_acr[((UINT) 14)])) : (CPU (h_sr_v32[((UINT) 14)])))) : (CPU (h_sr_v32[index]))

#define SET_H_SR_V32(index, x) \

do { \

if (ORIF (ORIF ((((index)) == (((UINT) 0))), (((index)) == (((UINT) 4)))), ORIF ((((index)) == (((UINT) 8))), (((index)) == (((UINT) 1)))))) {\

((void) 0); /*nop*/\

}\

 else if ((((index)) == (((UINT) 13)))) {\

{\

CPU (h_cbit) = ((NESI (ANDSI ((x), ((1) << (0))), 0)) ? (1) : (0));\

CPU (h_vbit) = ((NESI (ANDSI ((x), ((1) << (1))), 0)) ? (1) : (0));\

CPU (h_zbit) = ((NESI (ANDSI ((x), ((1) << (2))), 0)) ? (1) : (0));\

CPU (h_nbit) = ((NESI (ANDSI ((x), ((1) << (3))), 0)) ? (1) : (0));\

CPU (h_xbit) = ((NESI (ANDSI ((x), ((1) << (4))), 0)) ? (1) : (0));\

SET_H_IBIT (((NESI (ANDSI ((x), ((1) << (5))), 0)) ? (1) : (0)));\

SET_H_SBIT (((NESI (ANDSI ((x), ((1) << (9))), 0)) ? (1) : (0)));\

SET_H_MBIT (((NESI (ANDSI ((x), ((1) << (30))), 0)) ? (1) : (0)));\

CPU (h_pbit) = ((NESI (ANDSI ((x), ((1) << (7))), 0)) ? (1) : (0));\

CPU (h_rbit) = ((NESI (ANDSI ((x), ((1) << (8))), 0)) ? (1) : (0));\

SET_H_QBIT (((NESI (ANDSI ((x), ((1) << (31))), 0)) ? (1) : (0)));\

SET_H_UBIT (((NESI (ANDSI ((x), ((1) << (6))), 0)) ? (1) : (0)));\

CPU (h_sr_v32[(index)]) = (x);\

}\

}\

 else if ((((index)) == (((UINT) 14)))) {\

{\

if (GET_H_UBIT ()) {\

CPU (h_gr_acr[((UINT) 14)]) = (x);\

}\

CPU (h_sr_v32[((UINT) 14)]) = (x);\

}\

}\

 else if ((((index)) == (((UINT) 3)))) {\

if (NOTBI (GET_H_UBIT ())) {\

CPU (h_sr_v32[((UINT) 3)]) = (x);\

}\

}\

 else if ((((index)) == (((UINT) 9)))) {\

if (NOTBI (GET_H_UBIT ())) {\

CPU (h_sr_v32[((UINT) 9)]) = (x);\

}\

}\

 else if ((((index)) == (((UINT) 2)))) {\

if (NOTBI (GET_H_UBIT ())) {\

{\

crisv32f_write_pid_handler (current_cpu, (x));\

CPU (h_sr_v32[((UINT) 2)]) = (x);\

}\

}\

}\

 else if ((((index)) == (((UINT) 15)))) {\

if (NOTBI (GET_H_UBIT ())) {\

CPU (h_sr_v32[((UINT) 15)]) = (x);\

}\

}\

 else {\

CPU (h_sr_v32[(index)]) = (x);\

}\

;} while (0)

  /* carry bit */

  BI h_cbit;

#define GET_H_CBIT() CPU (h_cbit)

#define SET_H_CBIT(x) (CPU (h_cbit) = (x))

  /* overflow bit */

  BI h_vbit;

#define GET_H_VBIT() CPU (h_vbit)

#define SET_H_VBIT(x) (CPU (h_vbit) = (x))

  /* zero bit */

  BI h_zbit;

#define GET_H_ZBIT() CPU (h_zbit)

#define SET_H_ZBIT(x) (CPU (h_zbit) = (x))

  /* sign bit */

  BI h_nbit;

#define GET_H_NBIT() CPU (h_nbit)

#define SET_H_NBIT(x) (CPU (h_nbit) = (x))

  /* extended-arithmetic bit */

  BI h_xbit;

#define GET_H_XBIT() CPU (h_xbit)

#define SET_H_XBIT(x) (CPU (h_xbit) = (x))

  /* sequence-broken bit */

  BI h_pbit;

#define GET_H_PBIT() CPU (h_pbit)

#define SET_H_PBIT(x) (CPU (h_pbit) = (x))

  /* carry bit for MCP+restore-p bit */

  BI h_rbit;

#define GET_H_RBIT() CPU (h_rbit)

#define SET_H_RBIT(x) (CPU (h_rbit) = (x))

  /* guru mode bit */

  BI h_gbit;

#define GET_H_GBIT() CPU (h_gbit)

#define SET_H_GBIT(x) (CPU (h_gbit) = (x))

  /* Kernel stack pointer during user mode */

  SI h_kernel_sp;

#define GET_H_KERNEL_SP() CPU (h_kernel_sp)

#define SET_H_KERNEL_SP(x) (CPU (h_kernel_sp) = (x))

  /* User mode bit */

  BI h_ubit_v32;

#define GET_H_UBIT_V32() CPU (h_ubit_v32)

#define SET_H_UBIT_V32(x) \

do { \

{\

if (ANDIF ((x), NOTBI (CPU (h_ubit_v32)))) {\

{\

CPU (h_kernel_sp) = CPU (h_gr_acr[((UINT) 14)]);\

CPU (h_gr_acr[((UINT) 14)]) = CPU (h_sr_v32[((UINT) 14)]);\

CPU (h_ubit_v32) = (x);\

crisv32f_usermode_enabled (current_cpu);\

}\

}\

}\

;} while (0)

  /* Interrupt-enable bit */

  BI h_ibit_v32;

#define GET_H_IBIT_V32() CPU (h_ibit_v32)

#define SET_H_IBIT_V32(x) \

do { \

{\

if (NOTBI (GET_H_UBIT ())) {\

{\

  BI tmp_enabled;\

  tmp_enabled = ANDIF ((x), NOTBI (CPU (h_ibit_v32)));\

CPU (h_ibit_v32) = (x);\

if (tmp_enabled) {\

crisv32f_interrupts_enabled (current_cpu);\

}\

}\

}\

}\

;} while (0)

  /* NMI enable bit */

  BI h_mbit;

#define GET_H_MBIT() CPU (h_mbit)

#define SET_H_MBIT(x) \

do { \

{\

if (ANDIF ((x), ANDIF (NOTBI (CPU (h_mbit)), NOTBI (GET_H_UBIT ())))) {\

{\

CPU (h_mbit) = 1;\

crisv32f_nmi_enabled (current_cpu);\

}\

}\

}\

;} while (0)

  /* Pending single-step bit */

  BI h_qbit;

#define GET_H_QBIT() CPU (h_qbit)

#define SET_H_QBIT(x) \

do { \

{\

if (NOTBI (GET_H_UBIT ())) {\

CPU (h_qbit) = (x);\

}\

}\

;} while (0)

  /* Cause single step exception on ... [see CRISv32 ref] bit */

  BI h_sbit;

#define GET_H_SBIT() CPU (h_sbit)

#define SET_H_SBIT(x) \

do { \

{\

if (NOTBI (GET_H_UBIT ())) {\

{\

  BI tmp_enabled;\

  tmp_enabled = ANDIF ((x), NOTBI (CPU (h_sbit)));\

CPU (h_sbit) = (x);\

if (tmp_enabled) {\

crisv32f_single_step_enabled (current_cpu);\

}\

}\

}\

}\

;} while (0)

  } hardware;

#define CPU_CGEN_HW(cpu) (& (cpu)->cpu_data.hardware)

} CRISV32F_CPU_DATA;

/* Virtual regs.  */

#define GET_H_V32_V32() 1

#define SET_H_V32_V32(x) \

do { \

cgen_rtx_error (current_cpu, "Can't set h-v32");\

;} while (0)

#define GET_H_GR(index) CPU (h_gr_acr[index])

#define SET_H_GR(index, x) \

do { \

CPU (h_gr_acr[(index)]) = (x);\

;} while (0)

#define GET_H_RAW_GR_ACR(index) CPU (h_gr_acr[index])

#define SET_H_RAW_GR_ACR(index, x) \

do { \

CPU (h_gr_acr[(index)]) = (x);\

;} while (0)

#define GET_H_SR(index) GET_H_SR_V32 (index)

#define SET_H_SR(index, x) \

do { \

SET_H_SR_V32 ((index), (x));\

;} while (0)

#define GET_H_SUPR(index) crisv32f_read_supr (current_cpu, index)

#define SET_H_SUPR(index, x) \

do { \

crisv32f_write_supr (current_cpu, (index), (x));\

;} while (0)

#define GET_H_CBIT_MOVE() GET_H_CBIT_MOVE_V32 ()

#define SET_H_CBIT_MOVE(x) \

do { \

SET_H_CBIT_MOVE_V32 ((x));\

;} while (0)

#define GET_H_CBIT_MOVE_V32() (cgen_rtx_error (current_cpu, "Can't get h-cbit-move on CRISv32"), 0)

#define SET_H_CBIT_MOVE_V32(x) \

do { \

((void) 0); /*nop*/\

;} while (0)

#define GET_H_VBIT_MOVE() GET_H_VBIT_MOVE_V32 ()

#define SET_H_VBIT_MOVE(x) \

do { \

SET_H_VBIT_MOVE_V32 ((x));\

;} while (0)

#define GET_H_VBIT_MOVE_V32() (cgen_rtx_error (current_cpu, "Can't get h-vbit-move on CRISv32"), 0)

#define SET_H_VBIT_MOVE_V32(x) \

do { \

((void) 0); /*nop*/\

;} while (0)

#define GET_H_ZBIT_MOVE() GET_H_ZBIT_MOVE_V32 ()

#define SET_H_ZBIT_MOVE(x) \

do { \

SET_H_ZBIT_MOVE_V32 ((x));\

;} while (0)

#define GET_H_ZBIT_MOVE_V32() (cgen_rtx_error (current_cpu, "Can't get h-zbit-move on CRISv32"), 0)

#define SET_H_ZBIT_MOVE_V32(x) \

do { \

((void) 0); /*nop*/\

;} while (0)

#define GET_H_NBIT_MOVE() GET_H_NBIT_MOVE_V32 ()

#define SET_H_NBIT_MOVE(x) \

do { \

SET_H_NBIT_MOVE_V32 ((x));\

;} while (0)

#define GET_H_NBIT_MOVE_V32() (cgen_rtx_error (current_cpu, "Can't get h-nbit-move on CRISv32"), 0)

#define SET_H_NBIT_MOVE_V32(x) \

do { \

((void) 0); /*nop*/\

;} while (0)

#define GET_H_IBIT() CPU (h_ibit_v32)

#define SET_H_IBIT(x) \

do { \

SET_H_IBIT_V32 ((x));\

;} while (0)

#define GET_H_UBIT() CPU (h_ubit_v32)

#define SET_H_UBIT(x) \

do { \

SET_H_UBIT_V32 ((x));\

;} while (0)

#define GET_H_INSN_PREFIXED_P() GET_H_INSN_PREFIXED_P_V32 ()

#define SET_H_INSN_PREFIXED_P(x) \

do { \

SET_H_INSN_PREFIXED_P_V32 ((x));\

;} while (0)

#define GET_H_INSN_PREFIXED_P_V32() 0

#define SET_H_INSN_PREFIXED_P_V32(x) \

do { \

((void) 0); /*nop*/\

;} while (0)

#define GET_H_PREFIXREG_V32() GET_H_GR (((UINT) 15))

#define SET_H_PREFIXREG_V32(x) \

do { \

SET_H_GR (((UINT) 15), (x));\

;} while (0)

/* Cover fns for register access.  */

BI crisv32f_h_v32_v32_get (SIM_CPU *);

void crisv32f_h_v32_v32_set (SIM_CPU *, BI);

USI crisv32f_h_pc_get (SIM_CPU *);

void crisv32f_h_pc_set (SIM_CPU *, USI);

SI crisv32f_h_gr_get (SIM_CPU *, UINT);

void crisv32f_h_gr_set (SIM_CPU *, UINT, SI);

SI crisv32f_h_gr_acr_get (SIM_CPU *, UINT);

void crisv32f_h_gr_acr_set (SIM_CPU *, UINT, SI);

SI crisv32f_h_raw_gr_acr_get (SIM_CPU *, UINT);

void crisv32f_h_raw_gr_acr_set (SIM_CPU *, UINT, SI);

SI crisv32f_h_sr_get (SIM_CPU *, UINT);

void crisv32f_h_sr_set (SIM_CPU *, UINT, SI);

SI crisv32f_h_sr_v32_get (SIM_CPU *, UINT);

void crisv32f_h_sr_v32_set (SIM_CPU *, UINT, SI);

SI crisv32f_h_supr_get (SIM_CPU *, UINT);

void crisv32f_h_supr_set (SIM_CPU *, UINT, SI);

BI crisv32f_h_cbit_get (SIM_CPU *);

void crisv32f_h_cbit_set (SIM_CPU *, BI);

BI crisv32f_h_cbit_move_get (SIM_CPU *);

void crisv32f_h_cbit_move_set (SIM_CPU *, BI);

BI crisv32f_h_cbit_move_v32_get (SIM_CPU *);

void crisv32f_h_cbit_move_v32_set (SIM_CPU *, BI);

BI crisv32f_h_vbit_get (SIM_CPU *);

void crisv32f_h_vbit_set (SIM_CPU *, BI);

BI crisv32f_h_vbit_move_get (SIM_CPU *);

void crisv32f_h_vbit_move_set (SIM_CPU *, BI);

BI crisv32f_h_vbit_move_v32_get (SIM_CPU *);

void crisv32f_h_vbit_move_v32_set (SIM_CPU *, BI);

BI crisv32f_h_zbit_get (SIM_CPU *);

void crisv32f_h_zbit_set (SIM_CPU *, BI);

BI crisv32f_h_zbit_move_get (SIM_CPU *);

void crisv32f_h_zbit_move_set (SIM_CPU *, BI);

BI crisv32f_h_zbit_move_v32_get (SIM_CPU *);

void crisv32f_h_zbit_move_v32_set (SIM_CPU *, BI);

BI crisv32f_h_nbit_get (SIM_CPU *);

void crisv32f_h_nbit_set (SIM_CPU *, BI);

BI crisv32f_h_nbit_move_get (SIM_CPU *);

void crisv32f_h_nbit_move_set (SIM_CPU *, BI);

BI crisv32f_h_nbit_move_v32_get (SIM_CPU *);

void crisv32f_h_nbit_move_v32_set (SIM_CPU *, BI);

BI crisv32f_h_xbit_get (SIM_CPU *);

void crisv32f_h_xbit_set (SIM_CPU *, BI);

BI crisv32f_h_ibit_get (SIM_CPU *);

void crisv32f_h_ibit_set (SIM_CPU *, BI);

BI crisv32f_h_pbit_get (SIM_CPU *);

void crisv32f_h_pbit_set (SIM_CPU *, BI);

BI crisv32f_h_rbit_get (SIM_CPU *);

void crisv32f_h_rbit_set (SIM_CPU *, BI);

BI crisv32f_h_ubit_get (SIM_CPU *);

void crisv32f_h_ubit_set (SIM_CPU *, BI);

BI crisv32f_h_gbit_get (SIM_CPU *);

void crisv32f_h_gbit_set (SIM_CPU *, BI);

SI crisv32f_h_kernel_sp_get (SIM_CPU *);

void crisv32f_h_kernel_sp_set (SIM_CPU *, SI);

BI crisv32f_h_ubit_v32_get (SIM_CPU *);

void crisv32f_h_ubit_v32_set (SIM_CPU *, BI);

BI crisv32f_h_ibit_v32_get (SIM_CPU *);

void crisv32f_h_ibit_v32_set (SIM_CPU *, BI);

BI crisv32f_h_mbit_get (SIM_CPU *);

void crisv32f_h_mbit_set (SIM_CPU *, BI);

BI crisv32f_h_qbit_get (SIM_CPU *);

void crisv32f_h_qbit_set (SIM_CPU *, BI);

BI crisv32f_h_sbit_get (SIM_CPU *);

void crisv32f_h_sbit_set (SIM_CPU *, BI);

BI crisv32f_h_insn_prefixed_p_get (SIM_CPU *);

void crisv32f_h_insn_prefixed_p_set (SIM_CPU *, BI);

BI crisv32f_h_insn_prefixed_p_v32_get (SIM_CPU *);

void crisv32f_h_insn_prefixed_p_v32_set (SIM_CPU *, BI);

SI crisv32f_h_prefixreg_v32_get (SIM_CPU *);

void crisv32f_h_prefixreg_v32_set (SIM_CPU *, SI);

/* These must be hand-written.  */

extern CPUREG_FETCH_FN crisv32f_fetch_register;

extern CPUREG_STORE_FN crisv32f_store_register;

typedef struct {

  UINT prev_prev_prev_modf_regs;

  UINT prev_prev_modf_regs;

  UINT prev_modf_regs;

  UINT modf_regs;

  UINT prev_prev_prev_movem_dest_regs;

  UINT prev_prev_movem_dest_regs;

  UINT prev_movem_dest_regs;

  UINT movem_dest_regs;

} MODEL_CRISV32_DATA;

/* Instruction argument buffer.  */

union sem_fields {

  struct { /* no operands */

    int empty;

  } sfmt_empty;

  struct { /*  */

    UINT f_u4;

  } sfmt_break;

  struct { /*  */

    UINT f_dstsrc;

  } sfmt_setf;

  struct { /*  */

    IADDR i_o_word_pcrel;

    UINT f_operand2;

  } sfmt_bcc_w;

  struct { /*  */

    IADDR i_o_pcrel;

    UINT f_operand2;

  } sfmt_bcc_b;

  struct { /*  */

    unsigned char in_h_sr_SI_13;

    unsigned char out_h_sr_SI_13;

  } sfmt_rfe;

  struct { /*  */

    INT f_s8;

    UINT f_operand2;

    unsigned char in_Rd;

  } sfmt_addoq;

  struct { /*  */

    ADDR i_const32_pcrel;

    UINT f_operand2;

    unsigned char out_Pd;

  } sfmt_bas_c;

  struct { /*  */

    ADDR i_qo;

    UINT f_operand2;

    unsigned char out_Rd;

  } sfmt_lapcq;

  struct { /*  */

    ADDR i_const32_pcrel;

    UINT f_operand2;

    unsigned char out_Rd;

  } sfmt_lapc_d;

  struct { /*  */

    INT f_indir_pc__dword;

    UINT f_operand2;

    unsigned char out_Pd;

  } sfmt_move_c_sprv32_p2;

  struct { /*  */

    INT f_s6;

    UINT f_operand2;

    unsigned char out_Rd;

  } sfmt_moveq;

  struct { /*  */

    INT f_indir_pc__dword;

    UINT f_operand2;

    unsigned char in_Rd;

    unsigned char out_Rd;

  } sfmt_bound_cd;

  struct { /*  */

    INT f_indir_pc__word;

    UINT f_operand2;

    unsigned char in_Rd;

    unsigned char out_Rd;

  } sfmt_bound_cw;

  struct { /*  */

    INT f_indir_pc__byte;

    UINT f_operand2;

    unsigned char in_Rd;

    unsigned char out_Rd;

  } sfmt_bound_cb;

  struct { /*  */

    UINT f_operand2;

    UINT f_u5;

    unsigned char in_Rd;

    unsigned char out_Rd;

  } sfmt_asrq;

  struct { /*  */

    INT f_s6;

    UINT f_operand2;

    unsigned char in_Rd;

    unsigned char out_h_gr_SI_index_of__INT_Rd;

  } sfmt_andq;

  struct { /*  */

    INT f_indir_pc__dword;

    UINT f_operand2;

    unsigned char in_Rd;

    unsigned char out_h_gr_SI_index_of__INT_Rd;

  } sfmt_addcdr;

  struct { /*  */

    INT f_indir_pc__word;

    UINT f_operand2;

    unsigned char in_Rd;

    unsigned char out_h_gr_SI_index_of__INT_Rd;

  } sfmt_addcwr;

  struct { /*  */

    INT f_indir_pc__byte;

    UINT f_operand2;

    unsigned char in_Rd;

    unsigned char out_h_gr_SI_index_of__INT_Rd;

  } sfmt_addcbr;

  struct { /*  */

    UINT f_operand2;

    UINT f_u6;

    unsigned char in_Rd;

    unsigned char out_h_gr_SI_index_of__INT_Rd;

  } sfmt_addq;

  struct { /*  */

    UINT f_operand1;

    UINT f_operand2;

    unsigned char in_Ps;

    unsigned char in_Rs;

    unsigned char out_h_gr_SI_index_of__INT_Rs;

  } sfmt_mcp;

  struct { /*  */

    UINT f_operand1;

    UINT f_operand2;

    unsigned char in_Rd;

    unsigned char in_Rs;

    unsigned char out_Rd;

    unsigned char out_h_sr_SI_7;

  } sfmt_muls_b;

  struct { /*  */

    UINT f_memmode;

    UINT f_operand1;

    UINT f_operand2;

    unsigned char in_Ps;

    unsigned char in_Rs;

    unsigned char out_Rs;

  } sfmt_move_spr_mv32;

  struct { /*  */

    UINT f_memmode;

    UINT f_operand1;

    UINT f_operand2;

    unsigned char in_Rs;

    unsigned char out_Pd;

    unsigned char out_Rs;

  } sfmt_move_m_sprv32;

  struct { /*  */

    UINT f_memmode;

    UINT f_operand1;

    UINT f_operand2;

    unsigned char in_Rs;

    unsigned char out_Rd;

    unsigned char out_Rs;

  } sfmt_movs_m_b_m;

  struct { /*  */

    UINT f_memmode;

    UINT f_operand1;

    UINT f_operand2;

    unsigned char in_Rd;

    unsigned char in_Rs;

    unsigned char out_Rs;

    unsigned char out_h_gr_SI_index_of__INT_Rd;

  } sfmt_addc_m;

  struct { /*  */

    UINT f_memmode;

    UINT f_operand1;

    UINT f_operand2;

    unsigned char in_Rd;

    unsigned char in_Rs;

    unsigned char out_Rs;

    unsigned char out_h_gr_SI_if__SI_andif__DFLT_prefix_set_not__UINT_inc_index_of__INT_Rs_index_of__INT_Rd;

  } sfmt_add_m_b_m;

  struct { /*  */

    UINT f_memmode;

    UINT f_operand1;

    UINT f_operand2;

    unsigned char in_Rd;

    unsigned char in_Rs;

    unsigned char out_Rs;

    unsigned char out_h_gr_SI_0;

    unsigned char out_h_gr_SI_1;

    unsigned char out_h_gr_SI_10;

    unsigned char out_h_gr_SI_11;

    unsigned char out_h_gr_SI_12;

    unsigned char out_h_gr_SI_13;

    unsigned char out_h_gr_SI_14;

    unsigned char out_h_gr_SI_15;

    unsigned char out_h_gr_SI_2;

    unsigned char out_h_gr_SI_3;

    unsigned char out_h_gr_SI_4;

    unsigned char out_h_gr_SI_5;

    unsigned char out_h_gr_SI_6;

    unsigned char out_h_gr_SI_7;

    unsigned char out_h_gr_SI_8;

    unsigned char out_h_gr_SI_9;

  } sfmt_movem_m_r_v32;

  struct { /*  */

    UINT f_memmode;

    UINT f_operand1;

    UINT f_operand2;

    unsigned char in_Rd;

    unsigned char in_Rs;

    unsigned char in_h_gr_SI_0;

    unsigned char in_h_gr_SI_1;

    unsigned char in_h_gr_SI_10;

    unsigned char in_h_gr_SI_11;

    unsigned char in_h_gr_SI_12;

    unsigned char in_h_gr_SI_13;

    unsigned char in_h_gr_SI_14;

    unsigned char in_h_gr_SI_15;

    unsigned char in_h_gr_SI_2;

    unsigned char in_h_gr_SI_3;

    unsigned char in_h_gr_SI_4;

    unsigned char in_h_gr_SI_5;