OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [frv/] [arch.c] - Blame information for rev 299

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
/* Simulator support for frv.
2
 
3
THIS FILE IS MACHINE GENERATED WITH CGEN.
4
 
5
Copyright 1996-2010 Free Software Foundation, Inc.
6
 
7
This file is part of the GNU simulators.
8
 
9
   This file is free software; you can redistribute it and/or modify
10
   it under the terms of the GNU General Public License as published by
11
   the Free Software Foundation; either version 3, or (at your option)
12
   any later version.
13
 
14
   It is distributed in the hope that it will be useful, but WITHOUT
15
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
16
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
17
   License for more details.
18
 
19
   You should have received a copy of the GNU General Public License along
20
   with this program; if not, write to the Free Software Foundation, Inc.,
21
   51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.
22
 
23
*/
24
 
25
#include "sim-main.h"
26
#include "bfd.h"
27
 
28
const MACH *sim_machs[] =
29
{
30
#ifdef HAVE_CPU_FRVBF
31
  & frv_mach,
32
#endif
33
#ifdef HAVE_CPU_FRVBF
34
  & fr550_mach,
35
#endif
36
#ifdef HAVE_CPU_FRVBF
37
  & fr500_mach,
38
#endif
39
#ifdef HAVE_CPU_FRVBF
40
  & tomcat_mach,
41
#endif
42
#ifdef HAVE_CPU_FRVBF
43
  & fr400_mach,
44
#endif
45
#ifdef HAVE_CPU_FRVBF
46
  & fr450_mach,
47
#endif
48
#ifdef HAVE_CPU_FRVBF
49
  & simple_mach,
50
#endif
51
 
52
};
53
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.