OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [lm32/] [arch.h] - Blame information for rev 632

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
/* Simulator header for lm32.
2
 
3
THIS FILE IS MACHINE GENERATED WITH CGEN.
4
 
5
Copyright 1996-2010 Free Software Foundation, Inc.
6
 
7
This file is part of the GNU simulators.
8
 
9
   This file is free software; you can redistribute it and/or modify
10
   it under the terms of the GNU General Public License as published by
11
   the Free Software Foundation; either version 3, or (at your option)
12
   any later version.
13
 
14
   It is distributed in the hope that it will be useful, but WITHOUT
15
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
16
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
17
   License for more details.
18
 
19
   You should have received a copy of the GNU General Public License along
20
   with this program; if not, write to the Free Software Foundation, Inc.,
21
   51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.
22
 
23
*/
24
 
25
#ifndef LM32_ARCH_H
26
#define LM32_ARCH_H
27
 
28
#define TARGET_BIG_ENDIAN 1
29
 
30
/* Enum declaration for model types.  */
31
typedef enum model_type {
32
  MODEL_LM32, MODEL_MAX
33
} MODEL_TYPE;
34
 
35
#define MAX_MODELS ((int) MODEL_MAX)
36
 
37
/* Enum declaration for unit types.  */
38
typedef enum unit_type {
39
  UNIT_NONE, UNIT_LM32_U_EXEC, UNIT_MAX
40
} UNIT_TYPE;
41
 
42
#define MAX_UNITS (1)
43
 
44
#endif /* LM32_ARCH_H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.