OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [cr16/] [tbit.cgs] - Blame information for rev 227

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# cr16 testcase for tbit
2
# mach:  cr16
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global tbit
9
tbit:
10
        movw $0, r1
11
        lpr  r1, psr
12
        movw $0x7, r1
13
        tbit $0, r1
14
        spr  psr, r1
15
        cmpb $0x20, r1
16
        beq ok1
17
not_ok:
18
        fail
19
 
20
ok1:
21
        movw $0, r1
22
        lpr     r1, psr
23
        movw $0xa, r1
24
        movw $0x1, r2
25
        tbit r2,r1
26
        spr  psr, r1
27
        cmpb $0x20, r1
28
        beq ok2
29
        br not_ok
30
ok2:
31
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.