OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [asm.exp] - Blame information for rev 227

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# Copyright (C) 2005, 2007, 2008, 2009, 2010 Free Software Foundation, Inc.
2
#
3
# This program is free software; you can redistribute it and/or modify
4
# it under the terms of the GNU General Public License as published by
5
# the Free Software Foundation; either version 3 of the License, or
6
# (at your option) any later version.
7
#
8
# This program is distributed in the hope that it will be useful,
9
# but WITHOUT ANY WARRANTY; without even the implied warranty of
10
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
11
# GNU General Public License for more details.
12
#
13
# You should have received a copy of the GNU General Public License
14
# along with this program.  If not, see .
15
 
16
# Miscellaneous CRIS simulator testcases in assembly code.
17
 
18
if [istarget cris*-*-*] {
19
    global ASFLAGS_FOR_TARGET
20
    # All machines we test and the corresponding assembler option.  Needs
21
    # update if we build the simulator for crisv0 crisv3 and crisv8 too.
22
 
23
    set combos {{"crisv10" "--march=v10 --no-mul-bug-abort"}
24
                {"crisv32" "--march=v32"}}
25
 
26
    # We need to pass different assembler flags for each machine.
27
    # Specifying it here rather than adding a specifier to each and every
28
    # test-file is preferrable.
29
 
30
    foreach combo $combos {
31
        set mach [lindex $combo 0]
32
        set ASFLAGS_FOR_TARGET "[lindex $combo 1]"
33
 
34
        # The .ms suffix is for "miscellaneous .s".
35
        foreach src [lsort [glob -nocomplain $srcdir/$subdir/*.ms]] {
36
            # If we're only testing specific files and this isn't one of them,
37
            # skip it.
38
            if ![runtest_file_p $runtests $src] {
39
                continue
40
            }
41
 
42
            run_sim_test $src $mach
43
        }
44
    }
45
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.