URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movrss.ms] - Blame information for rev 227

Details | Compare with Previous | View Log


# mach: crisv32
# xerror:
# output: Write to support register is unimplemented\nprogram stopped with signal 5.\n
 
 .include "testutils.inc"
 start
 move R3,S0
 

Line No.	Rev	Author	Line
1	227	jeremybenn	`# mach: crisv32`
2			`# xerror:`
3			`# output: Write to support register is unimplemented\nprogram stopped with signal 5.\n`
4
5			`.include "testutils.inc"`
6			`start`
7			`move R3,S0`
8

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movrss.ms] - Blame information for rev 227