URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [ld24.cgs] - Blame information for rev 227

Details | Compare with Previous | View Log


# m32r testcase for ld24 $dr,#$uimm24
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global ld24
ld24:
        ld24 r4, #0x123456
 
        test_h_gr r4, 0x123456
 
        pass

Line No.	Rev	Author	Line
1	227	jeremybenn	`# m32r testcase for ld24 $dr,#$uimm24`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global ld24`
9			`ld24:`
10			`ld24 r4, #0x123456`
11
12			`test_h_gr r4, 0x123456`
13
14			`pass`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [ld24.cgs] - Blame information for rev 227