URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [ldh-d.cgs] - Blame information for rev 227

Details | Compare with Previous | View Log


# m32r testcase for ldh $dr,@($slo16,$sr)
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global ldh_d
ldh_d:
        mvaddr_h_gr r4, data_loc
        mvi_h_gr    r5, 0
 
        ldh r5, @(#2, r4)
 
        test_h_gr r5, 0x5678 ; big endian processor
 
        pass
 
data_loc:
        .word 0x12345678
 

Line No.	Rev	Author	Line
1	227	jeremybenn	`# m32r testcase for ldh $dr,@($slo16,$sr)`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global ldh_d`
9			`ldh_d:`
10			`mvaddr_h_gr r4, data_loc`
11			`mvi_h_gr r5, 0`
12
13			`ldh r5, @(#2, r4)`
14
15			`test_h_gr r5, 0x5678 ; big endian processor`
16
17			`pass`
18
19			`data_loc:`
20			`.word 0x12345678`
21

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [ldh-d.cgs] - Blame information for rev 227