URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [mvtaclo.cgs] - Blame information for rev 227

Details | Compare with Previous | View Log


# m32r testcase for mvtaclo $src1
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global mvtaclo
mvtaclo:
        mvi_h_accum0 0, 0
        mvi_h_gr r4, 0x11223344
 
        mvtaclo r4
 
        test_h_accum0 0, 0x11223344
 
        pass

Line No.	Rev	Author	Line
1	227	jeremybenn	`# m32r testcase for mvtaclo $src1`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global mvtaclo`
9			`mvtaclo:`
10			`mvi_h_accum0 0, 0`
11			`mvi_h_gr r4, 0x11223344`
12
13			`mvtaclo r4`
14
15			`test_h_accum0 0, 0x11223344`
16
17			`pass`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [mvtaclo.cgs] - Blame information for rev 227