URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [sra3.cgs] - Blame information for rev 227

Details | Compare with Previous | View Log


# m32r testcase for sra3 $dr,$sr,#$simm16
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global sra3
sra3:
 
        mvi_h_gr  r4, 0
        mvi_h_gr  r5, 0xf0f0f0ff
        sra3      r4, r5, #4
        test_h_gr r4, 0xff0f0f0f
 
        pass

Line No.	Rev	Author	Line
1	227	jeremybenn	`# m32r testcase for sra3 $dr,$sr,#$simm16`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global sra3`
9			`sra3:`
10
11			`mvi_h_gr r4, 0`
12			`mvi_h_gr r5, 0xf0f0f0ff`
13			`sra3 r4, r5, #4`
14			`test_h_gr r4, 0xff0f0f0f`
15
16			`pass`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [sra3.cgs] - Blame information for rev 227