Subversion Repositories openrisc_me

# MIPS simulator testsuite utility functions.

# Copyright (C) 2004, 2007, 2008, 2009, 2010 Free Software Foundation, Inc.

# Contributed by Chris Demetriou of Broadcom Corporation.

#

# This file is part of the GNU simulators.

#

# This program is free software; you can redistribute it and/or modify

# it under the terms of the GNU General Public License as published by

# the Free Software Foundation; either version 3 of the License, or

# (at your option) any later version.

#

# This program is distributed in the hope that it will be useful,

# but WITHOUT ANY WARRANTY; without even the implied warranty of

# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

# GNU General Public License for more details.

#

# You should have received a copy of the GNU General Public License

# along with this program.  If not, see .  */

# $1, $4, $5, %6, are used as temps by the macros defined here.

        .macro writemsg msg

        .data

901:    .ascii  "\msg\n"

902:

        .previous

        la      $5, 901b

        li      $6, 902b - 901b

        .set push

        .set noreorder

        jal     _dowrite

        li      $4, 0

        .set pop

        .endm

        # The MIPS simulator uses "break 0x3ff" as the code to exit,

        # with the return value in $4 (a0).

        .macro exit rc

        li      $4, \rc

        break   0x3ff

        .endm

        .macro setup

        .global _start

        .global __start

        .ent _start

_start:

__start:

        .set push

        .set noreorder

        j       DIAG

        nop

        .set pop

        .end _start

        .global _fail

        .ent _fail

_fail:

        writemsg "fail"

        exit 1

        .end _fail

        .global _pass

        .ent _pass

_pass:

        writemsg "pass"

        exit 0

        .end _pass

        # The MIPS simulator can use multiple different monitor types,

        # so we hard-code the simulator "write" reserved instruction opcode,

        # rather than jumping to a vector that invokes it.  The operation

        # expects RA to point to the location at which to continue

        # after writing.

        .global _dowrite

        .ent _dowrite

_dowrite:

        # Write opcode (reserved instruction).  See sim_monitor and its

        # callers in sim/mips/interp.c.

        .word   0x00000005 | ((8 << 1) << 6)

        .end _dowrite

        .endm   # setup

        .macro pass

        .set push

        .set noreorder

        j       _pass

        nop

        .set pop

        .endm

        .macro fail

        .set push

        .set noreorder

        j       _fail

        nop

        .set pop

        .endm

        .macro load32 reg, val

        li      \reg, \val

        .endm

        .macro load64 reg, val

        dli     \reg, \val

        .endm

        .macro loadaddr reg, addr

        la      \reg, \addr

        .endm

        .macro checkreg reg, expreg

        .set push

        .set noat

        .set noreorder

        beq     \expreg, \reg, 901f

        nop

        fail

901:

        .set pop

        .endm

        .macro check32 reg, val

        .set push

        .set noat

        load32  $1, \val

        checkreg \reg, $1

        .set pop

        .endm

        .macro check64 reg, val

        .set push

        .set noat

        load64  $1, \val

        checkreg \reg, $1

        .set pop

        .endm